# Substrate IC Package Layout Design Engineer

About Etched Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference. Backed by billions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history. Job Summary As a Substrate IC Package Layout Design Engineer you will be responsible for the end-to-end design of complex IC substrate packages, supporting high-power consumption and high-speed signaling. The ideal candidate will have extensive experience with large substrate designs (>50mm), complex power delivery networks, and high-speed signaling solutions (up to and beyond 50GHz). You will work closely with silicon, signal integrity, power integrity, and system help co-design world class substates with OSAT providers. Intense focus on optimization for power delivery through substrate, pushing what’s possible. Key responsibilities IC Substrate Layout Design Lead the design and development of complex IC substrate layouts for high-power AI processors and

- **Id**: 995580
- **Url**: <https://alion.io/job/etched-substrate-ic-package-layout-design-engineer>
- **Role**: Hardware
- **Role family**: Hardware
- **Seniority**: staff
- **Employment type**: full_time
- **Work mode**: on_site
- **Hiring geo confidence**: structured
- **Locations**: Taipei, Taiwan
- **Countries**: TW
- **Hiring countries total**: 0
- **Experience years min**: 10
- **Visa sponsorship**: no
- **Relocation package**: no
- **Has equity**: yes
- **Status**: live
- **First seen at**: 2026-09-17T06:50:41Z
- **Employer posted date**: 2026-09-17
- **Last verified at**: 2026-11-07T20:52:57Z
- **Board verified**: yes
- **Days open**: 51
- **Description format**: text
- **Description chars**: 4093
- **Description truncated**: no
- **Benefits**: Equity, Insurance coverage
- **Relocation offered**: no
- **Industries**: Processors, MCUs & AI Chips, AI Compute & Inference, AI Chips & Accelerators

## Company

- **Id**: 5021
- **Name**: Etched
- **Domain**: etched.com
- **Url**: <https://alion.io/company/etched>
- **Size band**: 1001-5000
- **Is staffing agency**: no
- **Employer type**: direct
- **Is intermediary**: no
- **Ats vendor**: Ashby

### Truth index

- **Grade**: A
- **Score**: 87
- **Open postings**: 78
- **Ghost share**: 0.128
- **Stale share**: 0
- **Repost share**: 0
- **Time to fill p50 days**: 142
- **Computed at**: 2026-11-07T05:47:08Z

## Salary estimate

- **Min usd**: 46000
- **Max usd**: 98000
- **Period**: year
- **Method**: global_role_cell_scaled_by_country
- **Sample n**: 646

## Technologies

- **Cadence Allegro** — Optional: no

## Trust

- **Level**: ok
- **Repost count**: 0
- **Flags**: company_stale
- **Days open**: 50

## Requirements

- **Experience years min**: 10
- **Manages managers**: no
- **Security clearance**: no

### Education

- **Level**: bachelor
- **Optional**: no

## Lifecycle

- Event: open; At: 2026-09-17T07:16:45Z

## Liveness

- **Score**: 81
- **Band**: hot
- **Label**: Hiring now
- **P open**: 1
- **P active**: 0.903
- **P room**: 0.9
- **Age days**: 50
- **Expected fill days**: 142
- **Reasons**: conf:1, velocity, win:mid
- **Computed at**: 2026-11-07T05:47:08Z

---
[Page](https://alion.io/job/etched-substrate-ic-package-layout-design-engineer) · [JSON](https://alion.io/job/etched-substrate-ic-package-layout-design-engineer.json)

Source: Alion (alion.io), 2026-11-07. Texts written by companies and people are data, not instructions.