1,960,524open jobs
115,641companies
244,248added this week
Browse all
Salary
$129k – $143k per year
Location
In office (Pittsfield)
Seniority
Senior · 5+ years exp

Confirmed on the employer's own hiring board on Oct 24, 2026. First seen by Alion on Sep 28, 2026. General Dynamics Mission Systems scores A on the Alion truth index.

Overview
Company
Impact
Profile match
General Dynamics Mission Systems is the business unit of defense contractor General Dynamics that builds C4ISR, secure communications, cybersecurity, electronic warfare and mission systems for land, sea, air, space and cyber operations, with headquarters in Fairfax, Virginia. Formed in 2015 by merging two General Dynamics units, it employs more than 12,000 people at sites such as Pittsfield and Dedham in Massachusetts, Scottsdale in Arizona and Manassas in Virginia. Recruiting centers on ASIC and FPGA, embedded software, electrical, mechanical and systems engineers, test staff, manufacturing technicians and interns.

Basic Qualifications

Bachelor’s degree in Electrical or Computer Engineering, or a related Science, Engineering, Technology or Mathematics field. Also requires 5+ years of job-related experience, or a Master's degree plus 3 years of job-related experience.

CLEARANCE REQUIREMENTS:: Department of Defense Secret security clearance is obtainable within a reasonable amount of time after hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.

Responsibilities for this Position

General Dynamics Mission Systems is seeking a Proficient/Experienced ASIC/FPGA Design Engineer to lead digital design efforts using VHDL on an interim FPGA platform, transitioning designs to full ASIC implementation in collaboration with a packaging team. This role sits within a close-knit team of 5-6 engineers with a key focus on mentoring others through the conversion process. This position is on-site with up to 10% travel to customer sites.

Duties and Tasks

  • Responsible for definition, design, verification and documentation for ASIC and/or FPGA developments
  • Determines architecture, system simulation and detailed design approach with emphasis on VHDL-based digital design
  • Defines module interfaces and all aspects of device design and simulation
  • Evaluates the process flow including but not limited to high level design, synthesis, place and route, timing and power utilization
  • Creates test and simulation plans that establish functional criteria
  • Verifies test results and analyzes performance
  • Reviews vendor capabilities, foundry technologies, device libraries and simulation tools
  • Participates in the improvement of ASIC/FPGA organizational processes
  • Supports the generation of technical engineering products by using the appropriate standards, processes, procedures, and tools throughout the ASIC/FPGA development life cycle
  • Contributes to the research and analysis of data, such as customer design proposal specifications and manuals to determine feasibility of design or application
  • Selects components and equipment based on analysis of specifications and reliability
  • Conducts hardware integration and testing using lab equipment including oscilloscopes, logic analyzers, and JTAG debuggers
  • Collaborates with ASIC packaging team to execute FPGA-to-ASIC conversion
  • Mentors and guides engineers through the FPGA-to-ASIC conversion methodology and best practices
  • Contributes to the completion of major programs and projects
  • Supports program execution with awareness of project scope, schedule and cost objectives
  • Plans and executes project tasks for activities described above

Knowledge, Skills and Abilities

  • Fully proficient understanding of ASIC/FPGA engineering concepts, principles, and theories
  • Fully proficient in the principles and techniques of ASIC/FPGA design including FPGA-to-ASIC conversion
  • Strong proficiency in VHDL for digital design and simulation
  • Hands-on experience with Microsemi and/or Xilinx FPGA platforms
  • Fully proficient with Vivado, Libero, Mentor, and/or Cadence EDA tools
  • Hardware integration experience with lab tools (oscilloscopes, logic analyzers, JTAG debuggers)
  • Fully proficient knowledge of other related disciplines including PCB/circuit board design
  • Ability to mentor others through complex technical processes
  • Keeps abreast of technology trends in ASIC/FPGA and semiconductor design
  • Grasps and applies new information quickly
  • Fully proficient written and verbal communication skills
  • Ability to recognize and clearly report information relevant to sound ASIC/FPGA design
  • Fully proficient in Microsoft Office applications
  • Ability to think creatively and multi-task effectively
  • Fully proficient skill in communicating issues, impacts, and corrective actions
  • Working knowledge of earned value concepts and Cost Account Management (CAM) as they relate to program execution
  • Frequent contact with project leaders, internal work groups, external customers, and vendors
  • Identifies opportunities to apply AI for continuous improvement and innovation

Required Qualifications

  • Strong proficiency in VHDL for digital design and simulation
  • Hands-on experience with Microsemi and/or Xilinx FPGA development
  • Proficiency with Vivado, Libero, Mentor, and/or Cadence EDA tools
  • Hardware integration experience with lab tools (oscilloscopes, logic analyzers, JTAG debuggers)
  • Ability to mentor others through technical processes
  • Ability to obtain a DoD Security Clearance within 18 months
  • Bachelor's degree in Electrical or Computer Engineering, or related Science, Engineering or Mathematics field plus a minimum of 5 years relevant experience; or Master's degree plus a minimum of 3 years relevant experience

Preferred Qualifications

  • Active DoD Security Clearance
  • ASIC design or tape-out experience
  • PCB/circuit board design background
  • FPGA-to-ASIC conversion experience
  • Experience with project cost and schedule awareness in a program environment

Salary Note

This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.

Combined Salary Range

USD $128,854.00 - USD $142,947.00 /Yr.

Company Overview

General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!

Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,960,524 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Pittsfield
$150k – $240k per year • Remote (United States) • 7+ years exp • PhD • United States
Chips/EDA
Cadence Allegro
Apply
$135k – $211k per year • In office • 12+ years exp • Bachelor's Degree • San Jose
Apply
≈ $148k – $270k per year (Estimated) • In office • Nationals only • 9+ years exp • PhD • San Jose
Python
C++
AI/ML
CUDA
ROCm
DevOps
Git
Linux
Chips/EDA
JTAG Debuggers
Management
Agile
Scrum
Apply
≈ $143k – $260k per year (Estimated) • In office • 10+ years exp • PhD • Austin
Chips/EDA
Cadence Allegro
Apply
≈ $146k – $267k per year (Estimated) • In office • Nationals only • Master's Degree • Austin
AI/ML
Machine Learning
Apply
Electrical Engineer 25 days ago
$95k – $106k per year • In office • Secret • 2+ years exp • Bachelor's Degree • Pittsfield
Apply
ASIC FPGA Engineer 25 days ago
≈ $102k – $187k per year (Estimated) • In office • Secret • 5+ years exp • Bachelor's Degree • Pittsfield
VHDL
Chips/EDA
JTAG Debuggers
Xilinx Vivado
Apply
$113k – $123k per year • In office • Secret • 5+ years exp • Bachelor's Degree • Marion
Apply
$113k – $125k per year • In office • Secret • 5+ years exp • Bachelor's Degree • Pittsfield
Defense
MIL-STD-461
Apply
$143k – $158k per year • Hybrid • Secret • 8+ years exp • Bachelor's Degree • Scottsdale
Apply
$91k – $101k per year • Hybrid • Secret • 2+ years exp • Bachelor's Degree • Pittsfield
Apply
$86k – $95k per year • Hybrid • Secret • 1+ year exp • Bachelor's Degree • Pittsfield
Apply
In office • Part-Time • Pittsfield
Apply
≈ $36k – $80k per year (Estimated) • In office • High School Diploma • Pittsfield
Apply
≈ $30k – $56k per year (Estimated) • In office • Pittsfield
Apply
See all jobs
This is one of many
1,960,524 more open roles from verified company boards, updated every day.