1,180,240open jobs
66,362companies
211,333added this week
Browse all
Salary
$54k – $60k per year
Location
In office (Dedham)
Seniority
Intern
Employment
Internship

Confirmed on the employer's own hiring board on Oct 4, 2026. First seen by Alion on Oct 2, 2026.

Overview
Company
Impact
Profile match
General Dynamics Mission Systems is the business unit of defense contractor General Dynamics that builds C4ISR, secure communications, cybersecurity, electronic warfare and mission systems for land, sea, air, space and cyber operations, with headquarters in Fairfax, Virginia. Formed in 2015 by merging two General Dynamics units, it employs more than 12,000 people at sites such as Pittsfield and Dedham in Massachusetts, Scottsdale in Arizona and Manassas in Virginia. Recruiting centers on ASIC and FPGA, embedded software, electrical, mechanical and systems engineers, test staff, manufacturing technicians and interns.

Basic Qualifications

Candidates should demonstrate a thorough understanding of engineering technology. Engineering Interns must be enrolled in an accredited degree program in Computer Engineering, Systems Engineering, Software Engineering, Electrical Engineering, Mechanical Engineering or other related scientific or technical discipline with a preference for a standing of a junior or higher.

Responsibilities for this Position

REPRESENTATIVE DUTIES AND TASKS:

Apply your classroom-learned skills to a program supporting the defense of our country. GDMS has an immediate opening for an Engineering Intern to join our team. The position provides an opportunity to work on projects that support some of our nation’s fundamental defense services. GDMS employees work closely with esteemed customers to develop solutions that allow them to carry out high-stakes national security missions.

The FPGA Engineering Intern will work on End User product development programs perform the following activities:

  • Participates in requirements analysis, functional analysis, design, integration and verification of FPGA designs and RTL.
  • Collaborates with other FPGA team members to develop FPGA design, code, and unit test.
  • Has and uses experience with common HDL languages (SystemVerilog, VHDL, UVM).
  • Works within the FPGA Engineering group, and has some contact with other engineering and manufacturing groups.
  • Has some contact with project leaders to provide status or discuss technical issues.
  • Works on problems of low to medium complexity and scope under supervision from an FPGA Lead and peer review of other FPGA team members.

The selected candidate will work with collaborative teams on various technical projects associated with our core mission. In addition to receiving a competitive wage, the Engineering Intern will enhance their skill set by working among a talented and technically accomplished group of colleagues. Interns will also enjoy a flexible work environment where contributions are recognized and rewarded.

Salary Note

This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.

Combined Salary Range

USD $27.50 - USD $30.70 /Hr.

Company Overview

General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!

Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,180,240 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Dedham
≈ $68k – $136k per year (Estimated) • In office • 2+ years exp • Bachelor's Degree • Detroit
Apply
≈ $83k – $166k per year (Estimated) • In office • 2+ years exp • Bachelor's Degree • Brownsville
Rust
C++
Apply
$125k – $165k per year • Equity • In office • 2+ years exp • Bachelor's Degree • Redmond
Python
C++
DevOps
Linux
Apply
$125k – $165k per year • Equity • In office • 2+ years exp • Bachelor's Degree • Redmond
Python
C++
DevOps
Linux
Apply
$135k – $155k per year • Equity • In office • 2+ years exp • Bachelor's Degree • Sunnyvale
C++
DevOps
CI/CD
TCP/IP
Apply
Senior Designer 1 day ago
In office
SystemVerilog
Chips/EDA
UVM
Apply
$120k – $150k per year • Remote (United States) • 6+ years exp • Bachelor's Degree
Python
C++
SystemVerilog
DevOps
HPC
Chips/EDA
UVM
Apply
$100k – $160k per year • Remote (United States) • 8+ years exp • Bachelor's Degree
Python
C++
SystemVerilog
DevOps
HPC
Chips/EDA
UVM
Apply
$125k – $145k per year • Remote (United States) • 6+ years exp • Bachelor's Degree
Python
C++
SystemVerilog
DevOps
HPC
Chips/EDA
UVM
Apply
≈ $20k – $45k per year (Estimated) • In office • 3+ years exp • Saint Petersburg
Python
Verilog
SystemVerilog
VHDL
DevOps
TCP/IP
Cybersecurity
Wireshark
Chips/EDA
Siemens ModelSim
Xilinx Vivado
Apply
$157k – $175k per year • Remote (United States) • Secret • 8+ years exp • Bachelor's Degree • Bloomington
Apply
≈ $115k – $216k per year (Estimated) • Hybrid • Secret • 8+ years exp • Bachelor's Degree • Dedham
Chips/EDA
Mentor Xpedition
HyperLynx
Apply
$115k – $122k per year • In office • Secret • 2+ years exp • Bachelor's Degree • Florham Park
Rust
C++
DevOps
Linux
Apply
ASIC FPGA Engineer 1 day ago
$104k – $110k per year • In office • Secret • 2+ years exp • Bachelor's Degree • Boise
Verilog
C
C++
VHDL
C
Embedded C
Chips/EDA
Xilinx Vivado
Apply
$122k – $133k per year • In office • Secret • 5+ years exp • Bachelor's Degree • Boise
Verilog
C
C++
VHDL
C
Embedded C
Chips/EDA
Xilinx Vivado
Apply
≈ $115k – $216k per year (Estimated) • Hybrid • Secret • 8+ years exp • Bachelor's Degree • Dedham
Chips/EDA
Mentor Xpedition
HyperLynx
Apply
$94k – $100k per year • In office • Secret • Bachelor's Degree • Dedham
C++
DevOps
Linux
Management
Agile
UML
Apply
$130k – $142k per year • In office • Secret • 5+ years exp • Bachelor's Degree • Dedham
C++
DevOps
Linux
Management
Agile
UML
Apply
≈ $55k – $115k per year (Estimated) • In office • Part-Time • 1+ year exp • Dedham
Apply
$60k – $76k per year • In office • 3+ years exp • Dedham
Management
Outlook
Agile
Microsoft Office
Apply
See all jobs
This is one of many
1,180,240 more open roles from verified company boards, updated every day.