1,828,195open jobs
106,350companies
263,787added this week
Browse all
Salary
$18k – $191k per year
Location
In office (Bloomington)
Seniority
Senior · 8+ years exp

Confirmed on the employer's own hiring board on Oct 19, 2026. First seen by Alion on Sep 28, 2026.

Overview
Company
Impact
Profile match
General Dynamics Mission Systems is the business unit of defense contractor General Dynamics that builds C4ISR, secure communications, cybersecurity, electronic warfare and mission systems for land, sea, air, space and cyber operations, with headquarters in Fairfax, Virginia. Formed in 2015 by merging two General Dynamics units, it employs more than 12,000 people at sites such as Pittsfield and Dedham in Massachusetts, Scottsdale in Arizona and Manassas in Virginia. Recruiting centers on ASIC and FPGA, embedded software, electrical, mechanical and systems engineers, test staff, manufacturing technicians and interns.

Basic Qualifications

Education Requirements:

Bachelor's degree in Engineering or equivalent experience plus a minimum of 8 years of relevant supervisory experience; or Master's degree plus a minimum of 6 years of experience.

Clearance Requirements: Ability to obtain a Department of Defense Secret security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.

Responsibilities for this Position

Leadership Scope

  • Provide direct supervision for assigned personnel, including individual contributors embedded on product teams and, as organizationally assigned, team or technical managers within the function. In this matrixed environment, staff may support multiple programs and receive day-to-day task direction from program leadership while this role retains functional people-leadership accountability.
  • Translate department vision and approved priorities into clear functional objectives, operating mechanisms, talent plans, and execution expectations in coordination with the Senior Engineering Manager and engineering leadership.
  • Develop, train, and coordinate assigned managers and team leads so that they consistently apply leadership expectations, approved workforce plans, technical standards, performance practices, and employee-development approaches.
  • Partner with business, program, and engineering leaders to maintain visibility to functional capability and staffing needs across multiple programs; recommend actions that support near-term program commitments and approved growth priorities.

Primary Responsibilities

  • Lead the FPGA function responsible for architecture, design, implementation, verification, qualification support, release, and sustainment of programmable logic used in airborne systems.
  • Develop and maintain the functional demand and capacity view for FPGA, using program forecasts, specialized skill needs, utilization, attrition, and approved initiatives to identify staffing gaps and recommend hiring, development, or deployment actions.
  • Coordinate approved requisition planning, candidate selection, onboarding, internal movement, and staffing deployment to place the right capability on the right work at the right time.
  • Lead performance management and employee development for direct reports; contribute to department talent calibration, succession planning, recognition, retention, and the identification and growth of future technical and people leaders.
  • Provide technical leadership and establish execution expectations for assigned FPGA development work, balancing performance, resource utilization, power, schedule, producibility, and lifecycle supportability.
  • Ensure FPGA design and verification activities meet applicable customer, program, quality, safety, cybersecurity, configuration-management, and airworthiness requirements.
  • Drive disciplined engineering practices including requirements allocation and traceability, architecture definition, coding standards, simulation, review, timing closure, hardware/software co-design, independent verification, and release readiness.
  • Partner with Systems, Software, Hardware, Test, Cybersecurity, Quality, Program Management, and business leaders to coordinate interfaces, integration priorities, staffing recommendations, technical risk, obsolescence, and delivery commitments.
  • Use objective measures to monitor execution and support continuous improvement, including demand-versus-capacity, staffing fulfillment, requirements maturity, verification completion, coverage, defect trends, timing margins, resource utilization, and release readiness.
  • Lead technical reviews and contribute to estimates, make/buy decisions, technology roadmaps, tool and IP strategy, bid and proposal activity, and continuous improvement.

Minimum Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline plus a minimum of 8 years of relevant engineering and supervisory experience; or a Master's degree plus a minimum of 6 years of relevant experience.
  • Demonstrated engineering leadership experience, including responsibility for people development, performance management, workload planning, staffing coordination, and execution outcomes.
  • Demonstrated success developing technical professionals and coordinating work in a matrixed product and functional organization.
  • Demonstrated expertise with FPGA development lifecycles, VHDL and/or Verilog/SystemVerilog, simulation, synthesis, timing analysis, verification, configuration management, and hardware/software integration.
  • Ability to obtain and maintain any security clearance or access authorization required for assigned programs.

Preferred Qualifications

  • Master's degree in a relevant technical discipline.
  • Experience with airborne or defense programs and development assurance standards such as DO-254, DO-330, ARP4754A, or comparable rigorous hardware development environments.
  • Experience with UVM or equivalent verification methodologies, coverage-driven verification, formal methods, reusable IP, and FPGA toolchains from major vendors.
  • Experience integrating FPGA designs with embedded software, high-speed interfaces, RF/digital subsystems, or board-level hardware.
  • Experience with workload planning, program planning, customer technical interchange, earned value, or proposal leadership.

Leadership Competencies

  • Builds accountable, inclusive teams through clear expectations, coaching, timely performance feedback, and intentional talent development.
  • Communicates technical tradeoffs, workforce needs, program health, and decisions clearly to engineers, functional partners, program leadership, and business stakeholders.
  • Balances mission, quality, schedule, cost, and technical risk; escalates early and drives practical closure.
  • Operates with integrity, sound judgment, and disciplined stewardship of customer commitments and company resources.

Salary Note

This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.

Combined Salary Range

USD $18,192.00 - USD $191,101.00 /Yr.

Company Overview

General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 12,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high-performance team!

Equal Opportunity Employer / Individuals with Disabilities / Protected Veterans

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,828,195 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bloomington
Chip Architect 3 hours ago
≈ $183k – $330k per year (Estimated) • In office • Full-Time • 8+ years exp • Palo Alto
Python
C++
SystemC
AI/ML
World Models
Apply
$85k – $146k per year • In office • Full-Time • 2+ years exp • Master's Degree • New York
Apply
$165k – $199k per year • In office • Full-Time • 9+ years exp • Bachelor's Degree • El Segundo
Python
MATLAB
MATLAB
Simulink
Chips/EDA
LTspice
Cadence Allegro
OrCAD
Mentor Xpedition
Ansys SIwave
HyperLynx
Apply
≈ $143k – $259k per year (Estimated) • In office • Full-Time • 9+ years exp • Bachelor's Degree • Austin
Python
MATLAB
MATLAB
Simulink
Chips/EDA
LTspice
Cadence Allegro
OrCAD
Mentor Xpedition
Ansys SIwave
HyperLynx
Apply
$158k – $189k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • Westminster
Python
MATLAB
MATLAB
Simulink
Chips/EDA
LTspice
Cadence Allegro
OrCAD
Mentor Xpedition
Ansys SIwave
HyperLynx
Apply
≈ $14k – $32k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Bengaluru
SystemVerilog
VHDL
Chips/EDA
Siemens ModelSim
Xilinx Vivado
Apply
HW инженер 10 days ago
≈ $20k – $50k per year (Estimated) • In office • Moscow
Python
Verilog
SystemVerilog
DevOps
Ansible
Git
Docker
Linux
Apply
≈ $69k – $134k per year (Estimated) • In office • Full-Time • 6+ years exp • High School Diploma • Grand Rapids
VHDL
Chips/EDA
UVM
Apply
≈ $63k – $117k per year (Estimated) • In office • Full-Time • 5+ years exp • Netherlands
Python
Java
C++
VHDL
MATLAB
Management
Agile
Apply
≈ $19k – $44k per year (Estimated) • Remote (Africa) • Full-Time • 2+ years exp • Master's Degree • Somerset West
Python
VHDL
Management
Agile
Apply
$204k – $226k per year • In office • TS/SCI • 10+ years exp • Master's Degree • Scottsdale
Management
Agile
Scrum
Kanban
Apply
$156k – $174k per year • In office • Secret • 8+ years exp • Bachelor's Degree • Pittsfield
Apply
$164k – $173k per year • In office • Secret • 8+ years exp • Master's Degree • Bloomington
Apply
$181k – $191k per year • In office • Secret • 8+ years exp • Bachelor's Degree • Bloomington
C++
DevOps
CI/CD
Management
Agile
Apply
$156k – $174k per year • In office • Secret • 8+ years exp • Master's Degree • Pittsfield
Apply
≈ $92k – $168k per year (Estimated) • In office • Secret • 8+ years exp • Bachelor's Degree • Bloomington
Python
Rust
C
C++
C
Embedded C
DevOps
RTOS
CI/CD
Linux
IoT
FreeRTOS
Management
Agile
Apply
$50k – $55k per year • In office • Full-Time • Peoria • Bloomington
Apply
≈ $83k – $176k per year (Estimated) • In office • 5+ years exp • High School Diploma • Bloomington
Apply
≈ $42k – $75k per year (Estimated) • In office • 3+ years exp • High School Diploma • Bloomington
Management
Google Workspace
Outlook
Apply
≈ $32k – $57k per year (Estimated) • In office • 2+ years exp • High School Diploma • Bloomington
Apply
See all jobs
This is one of many
1,828,195 more open roles from verified company boards, updated every day.