Long applicationsign-up on Google
RTL Design Engineer, Silicon
Smart Apply
Similar jobs
Salary
≈ $106k – $210k per year (Estimated)
Location
In office (Mountain View)
Seniority
Middle · 4+ years exp
Confirmed on the employer's own hiring board on Oct 6, 2026. First seen by Alion on Oct 6, 2026. Google scores B on the Alion truth index.
Overview
Company
Impact
Profile match
Google is an American technology company founded in 1998 by Larry Page and Sergey Brin and now the principal subsidiary of Alphabet, headquartered in Mountain View, California. It operates the world's dominant search engine and the advertising system built around it, along with YouTube, Android, Chrome, Gmail, Maps, Workspace and Google Cloud, reaching billions of users across nearly every internet-connected market. The company designs its own silicon in the Tensor Processing Unit line, develops the Gemini foundation models through Google DeepMind, and derives most of its revenue from advertising while cloud has become its fastest growing segment.
Backed by Y Combinator, Frontline, Seraphim Space
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.Individual pay is determined by factors including job-related skills, experience, and relevant education or training.US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits
Learn more about benefits at Google.
Responsibilities
- Define microarchitecture for a subsystem.
- Integrate internal or external IP.
- Define microarchitecture of a small to medium size IP.
- Perform RTL coding, function/performance simulation debug and Lint/CDC/FV/UPF checks.
- Participate in test plan and coverage analysis of the sub-system and chip-level verification.
Qualifications
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
- 4 years of experience with IP development or integration.
- Experience in ASIC development with Verilog or VHDL.
- Experience with a scripting language like Perl or Python.
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
- Experience with ASIC design methodologies for clock domain checks, reset checks and low power design.
- Knowledge of one of these areas: processor cores, buses/fabric/NoC, debug/trace, interrupts, clocks/reset.
- Knowledge of high-performance and energy efficient design techniques.
- Knowledge of FPGA and emulation platforms.
- Knowledge of ASIC Verification or DFT.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,287,534 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
Mountain View
$106k – $144k per year • In office • Secret • Full-Time • 9+ years exp • Bachelor's Degree • El Segundo
Python
Java
C++
DevOps
Bitbucket
GitLab
Cybersecurity
Wireshark
Management
Confluence
Apply
$168k – $265k per year • In office • Full-Time • 8+ years exp • PhD • Santa Clara
Python
Verilog
C++
SystemVerilog
Perl
SystemC
AI/ML
NVLink
Chips/EDA
Xilinx Vivado
Synplify Pro
Synopsys Verdi
Synopsys ZeBu
Siemens Veloce
Synopsys HAPS
Apply
Senior Electrical Engineer - Special Programs
3 hours ago
≈ $117k – $218k per year (Estimated) • Equity • In office • Full-Time • Austin
Design
SolidWorks
Apply
Software Engineer - C++ / Compiler
2 hours ago
$90k – $162k per year • In office • Bachelor's Degree • Burlington
Python
Verilog
C++
VHDL
DevOps
Linux
Unix
Chips/EDA
Siemens ModelSim
Siemens Veloce
Apply
Electrical Engineer
3 hours ago
$140k – $190k per year • In office • Full-Time • 3+ years exp • Master's Degree • San Jose
Python
MATLAB
Chips/EDA
LTspice
Design
SolidWorks
Apply
Image Sensor Engineer
10 hours ago
≈ $69k – $126k per year (Estimated) • In office • 2+ years exp • Bachelor's Degree • Mountain View
Python
MATLAB
AI/ML
Computer Vision
Machine Learning
Apply
Senior UX Designer, Search App
10 hours ago
≈ $124k – $229k per year (Estimated) • In office • 6+ years exp • Bachelor's Degree • Mountain View
Apply
≈ $137k – $271k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Mountain View
DevOps
GCP
Cybersecurity
Threat Modeling
Apply
≈ $99k – $229k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Mountain View
Apply
≈ $117k – $273k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Mountain View
Apply
This is one of many
1,287,534 more open roles from verified company boards, updated every day.