Senior Performance Co-Design Engineer, Google Cloud TPU

About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

The Tensor Processing Unit (TPU) Chip Architecture and Performance Codesign team is at the forefront of optimizing Google's custom AI silicon for next-generation machine learning models.

As a Senior Performance Co-Design Engineer, you will focus on analyzing and optimizing the serving performance of emerging models and use cases on our custom hardware. You will also work closely with hardware architects to influence the evolution of Google’s custom ML accelerators.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $163000 - $236000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google.

Responsibilities

• Conduct comprehensive serving performance studies on current and emerging first-party and third-party LLMs.
• Develop and maintain advanced simulation, profiling, and modeling tools to identify bottlenecks, understand key characteristics, and project serving workload performance.
• Partner with model researchers, software teams, and hardware teams to co-design architectural improvements tailored to Large Language Model (LLM) inference latency and throughput.
• Drive data-backed decisions that influence the roadmap for future TPU and Cloud Silicon architectures.

Qualifications

Minimum qualifications:

• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
• 8 years of experience in performance modeling/engineering, computer architecture, codesign, or systems engineering.
• Experience programming in C++ or Python.

Preferred qualifications:

• Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
• Experience with hardware/software co-design problems, especially performance analysis and identification at the pre-silicon stage.
• Experience enabling and optimizing ML models (e.g., LLMs, large embedding models).
• Experience with ML infrastructure, profiling tools, or deep learning inference/serving optimizations.
• Familiarity with accelerator architectures.