{"id":99824,"url":"https://alion.io/job/graphcore-director-silicon-logical-design","title":"Director, Silicon Logical Design","company":{"id":33,"name":"Graphcore","domain":"graphcore.ai","url":"https://alion.io/company/graphcore","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Greenhouse","truth_index":{"grade":"A","score":88,"open_postings":163,"ghost_share":0.117,"stale_share":0,"repost_share":0,"time_to_fill_p50_days":69,"computed_at":"2026-10-17T05:46:00Z"}},"role":"Hardware","role_family":"Hardware","seniority":"head","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Bristol, United Kingdom","Cambridge, United Kingdom"],"countries":["GB"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":143000,"max_usd":276000,"period":"year","method":"global_role_cell_scaled_by_country","sample_n":73},"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Python","optional":false},{"name":"SystemVerilog","optional":false},{"name":"VHDL","optional":false}],"status":"live","first_seen_at":"2026-04-02T10:41:32Z","employer_posted_date":"2026-09-15","last_verified_at":"2026-10-18T11:32:06Z","board_verified":true,"closed_at":null,"days_open":199,"trust":{"level":"ok","repost_count":0,"flags":["company_stale"],"days_open":198},"description":"About Graphcore \nAt Graphcore, we’re building the future of AI compute.\nWe’re a team of semiconductor, software and AI experts, with deep experience in creating the complete AI compute stack - from silicon and software to infrastructure at datacenter scale.\nAs part of the SoftBank Group, backed by significant long-term investment, we are delivering key technology into the fast-growing SoftBank AI ecosystem.\nTo meet the vast and exciting AI opportunity, Graphcore is expanding its teams around the world.\nWe are bringing together the brightest minds to solve the toughest problems, in a place where everyone has the opportunity to make an impact on the company, our products and the future of artificial intelligence.\nJob Summary \nWe are seeking a Director of Silicon Logical Design to lead and scale our Logical Design group within the Silicon department. This role is accountable for the overall strategy, technical direction, execution quality and team development for Graphcores microarchitecture and RTL design efforts. \nThe Director will be responsible for ensuring that our logical design methodologies, architectures and RTL implementations meet world class standards for performance, power, area, and schedule. This leader will partner closely with Architecture, Physical Design, Verification, DFT and Program Management teams to ensure successful, predictable silicon delivery aligned with Graphcores long term product roadmap. \nThe Team \nThe Logical Design team deliver the micro-architecture and RTL that realise our advanced chip architectures. As Director, you will guide this multi site team, strengthen cross functional collaboration, and drive the evolution of our design flows and capabilities. \nResponsibilities and Duties \nLeadership & Strategy \nDefine and execute the strategic roadmap for Logical Design, ensuring alignment with Graphcores silicon and product strategy. \nLead, grow and mentor a high performing RTL/micro architecture design organisation. \nEstablish and implement best in class design methodologies, documentation standards and quality metrics. \nDrive continuous improvement across team structure, workflows, tooling, and design processes. \nTechnical Ownership \nProvide technical oversight of micro architecture specification and RTL development across all major blocks and subsystems. \nGuide architectural feasibility studies, contribute to architectural trade offs and micro architecture definition. \nOversee the integration of third party IP, complex application specific blocks, and high performance custom designs. \nEnsure robust design sign off through high quality linting, synthesis, CDC/RDC, timing closure and coverage metrics. \nCross-Functional Collaboration \nPartner closely with Physical Design, Verification, DFT, Architecture and Program Management teams to ensure cohesive planning and execution. \nFoster strong communication across teams and global sites, ensuring alignment on priorities, risks and deliverables. \nSupport silicon bring-up and debug efforts by providing expert guidance and deep understanding of RTL behaviour and architecture. \nExecution & Delivery \nOwn delivery of high quality, on schedule RTL for multiple parallel silicon programs. \nEstablish scalable project planning and tracking practices, including resource planning and risk mitigation. \nChampion design automation and infrastructure improvements to accelerate productivity and improve design quality. \nEssential Skills & Experience \nDegree in Computer Science, Electrical Engineering or a related field; advanced degree preferred. \nExtensive experience in digital logical design, micro-architecture and RTL development for large scale, high performance silicon projects. \nProven success leading and developing technical teams in a semiconductor environment. \nDeep expertise in SystemVerilog or VHDL and familiarity with modern digital design flows. \nStrong ability to diagnose and resolve complex design issues, including via scripting/programming (Python, Tcl, etc.). \nDemonstrated excellence in cross functional leadership and communication across global teams. \nStrong organisational skills with ability to manage multiple priorities and drive execution in fast-paced environments. \nDesirable Experience \nProcessor or accelerator micro architecture. \nHigh-speed serial interfaces and complex, high bandwidth IP blocks. \nArithmetic pipeline design and floating point datapaths. \nAdvanced synthesis, timing analysis, power analysis, and logical equivalence checking. \nDesign-for-test methodologies. \nPower integrity and silicon device level understanding. \nExperience with silicon bring-up and post-silicon validation. \nProgram planning and multi-project execution leadership.","description_format":"text","description_chars":4713,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-04-02T10:41:32Z"}],"visa":[{"country":"GB","licensed_sponsor":true,"evidence":"Licensed UK visa sponsor (Senior or Specialist Worker, Skilled Worker)","filings_12m":null,"filings_prev_12m":null,"green_card_filings_12m":null,"median_offered_wage_usd":null,"route":"Global Business Mobility: Senior or Specialist Worker; Skilled Worker","cap_exempt":false,"checked_at":"2026-10-17T06:21:15+00:00","sources":["UK Home Office: register of licensed sponsors (workers)"],"filings_for_role_12m":0}],"liveness":{"score":17,"band":"cold","label":"Long shot","p_open":1,"p_active":0.61,"p_room":0.28,"age_days":197,"expected_fill_days":69,"reasons":["conf:3","velocity","win:tail","crowd:brand"],"computed_at":"2026-10-17T05:46:00Z"},"pay":null,"html_url":"https://alion.io/job/graphcore-director-silicon-logical-design","json_url":"https://alion.io/job/graphcore-director-silicon-logical-design.json","meta":{"generated_at":"2026-10-18T11:34:45Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":17165,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-19T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":33},"rest":"https://alion.io/mcp/rest/get_company?id=33"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fgraphcore-director-silicon-logical-design"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fgraphcore-director-silicon-logical-design"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fgraphcore-director-silicon-logical-design"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/graphcore-director-silicon-logical-design\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fgraphcore-director-silicon-logical-design"}]}