{"id":2072168,"url":"https://alion.io/job/hcltech-senior-design-lead-10","title":"Senior Design Lead","company":{"id":225,"name":"HCLTech","domain":"hcltech.com","url":"https://alion.io/company/hcltech","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"SuccessFactors","truth_index":null},"role":"Hardware","role_family":"Hardware","seniority":"lead","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"inferred","locations":["Bengaluru, India"],"countries":["IN"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":28000,"max_usd":63000,"period":"year","method":"global_role_cell_scaled_by_country","sample_n":741},"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"SystemVerilog","optional":false},{"name":"UVM","optional":false}],"status":"live","first_seen_at":"2026-10-08T07:33:10Z","employer_posted_date":"2026-10-08","last_verified_at":"2026-10-20T08:39:52Z","board_verified":true,"closed_at":null,"days_open":12,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":12},"description":"Job Summary\nResponsible for SoC level verification of DDR, driving verification execution, integration, coverage closure, low-power verification, GLS, and test-chip validation activities.\nKey Responsibilities\n1. Develop and execute SoC-level verification plans, testcases, and coverage models to validate subsystem interactions, system functionality, and integration requirements.\n2. Integrate IPs, UVCs, and VIPs into the SoC verification environment.\n3. Drive functional/code coverage closure, power-aware verification, and Gate-Level Simulations (GLS).\n4. Perform debug of RTL, integration, protocol issues.\n5. RAL Modeling and verification.\n6. Own test-chip verification and collaborate with Design, DFT, Firmware, and Architecture teams for verification signoff.\nSkill Requirements\n1. Strong expertise in SystemVerilog, UVM, and SoC verification methodologies.\n2. Experience in testbench bring-up, SoC integration, and coverage-driven verification.\n3. Hands-on experience in RAL modeling and RAL-based register verification, including register access, mirroring, prediction, and functional coverage.\n4. Hands-on experience with UPF-based low-power verification and GLS debugging.\n5. Knowledge of JTAG, DAC, and analog/mixed-signal model verification.\n6. Strong debugging, automation, and stakeholder management skills.\nOther Requirements","description_format":"text","description_chars":1342,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["IT Consulting & Digital Transformation","IT Outsourcing & Dedicated Teams","Systems Integrators"],"lifecycle":[{"event":"open","at":"2026-10-08T07:33:10Z"}],"visa":[],"liveness":{"score":84,"band":"hot","label":"Hiring now","p_open":1,"p_active":0.936,"p_room":0.9,"age_days":11,"expected_fill_days":22,"reasons":["conf:2","wave","velocity","win:mid","comp:brand"],"computed_at":"2026-10-20T05:45:00Z"},"pay":null,"html_url":"https://alion.io/job/hcltech-senior-design-lead-10","json_url":"https://alion.io/job/hcltech-senior-design-lead-10.json","meta":{"generated_at":"2026-10-20T10:14:38Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":11238,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-21T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":225},"rest":"https://alion.io/mcp/rest/get_company?id=225"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fhcltech-senior-design-lead-10"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fhcltech-senior-design-lead-10"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fhcltech-senior-design-lead-10"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/hcltech-senior-design-lead-10\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fhcltech-senior-design-lead-10"}]}