Senior Design Lead

HCLTech • IT Consulting & Digital Transformation • IT Outsourcing & Dedicated Teams • Verilog • 1 day ago
Smart Apply
Similar jobs
1,827,905open jobs
106,409companies
263,480added this week
Browse all
Salary
≈ $23k – $52k per year (Estimated)
Location
Hybrid (Vietnam)
Seniority
Staff · 8+ years exp

Confirmed on the employer's own hiring board on Oct 19, 2026. First seen by Alion on Oct 19, 2026.

Overview
Company
Impact
Profile match

HCLTech

HCLTech is a major Indian multinational information technology (IT) services and consulting company headquartered in Noida, Uttar Pradesh. Spun off from the original HCL Group in 1991, it ranks as one of India's largest technology companies alongside firms like TCS, Infosys, and Wipro.
hcltech.com • HQ: Noida, India • Systems Integrators • IT Consulting & Digital Transformation • IT Outsourcing & Dedicated Teams • 5000+ employees • Est. 1976
Tech stack of HCLTech

Job Summary

B.Tech/ M.Tech with 8 to 10 years of experience exclusively in DFT.

Sub-system level: Hands-on experience to do scan insertion, ATPG coverage improvement, Pattern Generation/Simulation. Should have expertise on Simulation debug No-timing/Timing.

Sub-system level: Hands-on Experience to do MBIST Insertion, Verification, Pattern generation. Thorough with Diagnostics and Repairability concepts.

Good to have functional & integration knowledge of TAP controllers and JTAG. Working knowledge of JTAG, iJTAG, ICL, PDL etc.

Key Responsibilities

DFX and DFD feature insertion and verification at SS level. SOC level verification for the same.

QC checks post RTL insertion, SpyGlass, CDC, RDC, VCLP etc.

Capable of doing SOC level verification, Pattern sim and delivery.

Should be able to handle cluster team of 2-3 members.

Skill Requirements

Must be aware of interface to ATEs, tester hand-off languages/TDL/Verilog and must know to drive/modify test procedures. Desirable to have experience in Post Silicon Debug on Tester.

Other Requirements

Good at Communication. Compatible of working Remotely / Hybrid method with multiple sites.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,827,905 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Vietnam
Design Lead 1 day ago
≈ $23k – $52k per year (Estimated) • Hybrid • 4+ years exp • Vietnam
Verilog
Chips/EDA
Synopsys SpyGlass
Apply
≈ $20k – $45k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Ho Chi Minh City
Python
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
QA
Rest-Assured
Apply
≈ $20k – $46k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Ho Chi Minh City
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Formal Verification
QA
Rest-Assured
Apply
≈ $10k – $24k per year (Estimated) • In office • Full-Time • 1+ year exp • Ho Chi Minh City
C++
Apply
≈ $12k – $27k per year (Estimated) • In office • Full-Time • 4+ years exp • Ho Chi Minh City
Python
C#
Management
Agile
Apply
Design Lead 1 day ago
≈ $23k – $52k per year (Estimated) • Hybrid • 4+ years exp • Vietnam
Verilog
Chips/EDA
Synopsys SpyGlass
Apply
$38k per year (net) • In office • Bachelor's Degree • Omsk
Verilog
C++
VHDL
Chips/EDA
Siemens ModelSim
Xilinx Vivado
Apply
$38k per year (net) • In office • Bachelor's Degree • Yekaterinburg
Verilog
C++
VHDL
Chips/EDA
Siemens ModelSim
Xilinx Vivado
Apply
Apply
$38k per year (net) • In office • Bachelor's Degree • Nizhny Novgorod
Verilog
C++
VHDL
Chips/EDA
Siemens ModelSim
Xilinx Vivado
Apply
Senior Designer 1 day ago
≈ $20k – $46k per year (Estimated) • In office • 2+ years exp • Vietnam
Python
Perl
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys IC Compiler II
Siemens Calibre
Synopsys IC Validator
Cadence Pegasus
Apply
Design Lead 1 day ago
≈ $23k – $52k per year (Estimated) • Hybrid • 4+ years exp • Vietnam
Verilog
Chips/EDA
Synopsys SpyGlass
Apply
≈ $13k – $32k per year (Estimated) • In office • 2+ years exp • Vietnam
Python
SystemVerilog
Perl
Chips/EDA
UVM
Synopsys Verdi
Apply
Design Lead 2 days ago
≈ $24k – $55k per year (Estimated) • In office • 5+ years exp • Vietnam
Python
SystemVerilog
Perl
Chips/EDA
UVM
Synopsys Verdi
Apply
Senior Design Lead 2 days ago
≈ $24k – $55k per year (Estimated) • In office • 10+ years exp • Vietnam
Python
SystemVerilog
Perl
Chips/EDA
UVM
Synopsys Verdi
Apply
Senior Designer 1 day ago
≈ $20k – $46k per year (Estimated) • In office • 2+ years exp • Vietnam
Python
Perl
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys IC Compiler II
Siemens Calibre
Synopsys IC Validator
Cadence Pegasus
Apply
Design Lead 1 day ago
≈ $23k – $52k per year (Estimated) • Hybrid • 4+ years exp • Vietnam
Verilog
Chips/EDA
Synopsys SpyGlass
Apply
≈ $21k – $48k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Vietnam
Python
AI/ML
Model Context Protocol
AI Agents
BERT
DevOps
Wi-Fi
Chips/EDA
Altium Designer
Synopsys HSPICE
Cadence Allegro
OrCAD
Ansys SIwave
Apply
≈ $13k – $32k per year (Estimated) • In office • 2+ years exp • Vietnam
Python
SystemVerilog
Perl
Chips/EDA
UVM
Synopsys Verdi
Apply
Design Lead 2 days ago
≈ $24k – $55k per year (Estimated) • In office • 5+ years exp • Vietnam
Python
SystemVerilog
Perl
Chips/EDA
UVM
Synopsys Verdi
Apply
See all jobs
This is one of many
1,827,905 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles