{"id":2109091,"url":"https://alion.io/job/hcltech-senior-technical-architect-15","title":"Senior Technical Architect","company":{"id":225,"name":"HCLTech","domain":"hcltech.com","url":"https://alion.io/company/hcltech","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"SuccessFactors","truth_index":null},"role":"Hardware","role_family":"Hardware","seniority":"staff","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"inferred","locations":[],"countries":[],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":null,"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Python","optional":false},{"name":"SystemVerilog","optional":false},{"name":"UVM","optional":false},{"name":"Verilog","optional":false}],"status":"live","first_seen_at":"2026-10-08T21:35:06Z","employer_posted_date":"2026-10-08","last_verified_at":"2026-10-11T21:16:48Z","board_verified":true,"closed_at":null,"days_open":3,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":3},"description":"Job Summary\nRTL Design Verification engineers to perform SoC leavel and block-level verification of IP components. The role involves validating functionality of IPs provided and ensuring readiness for SoC-level integration.\nKey Responsibilities\nPerform RTL design verification for SoC & IP blocks:\no FSM (Finite State Machine)\no DAC-related logic (with model interaction)\no Pattern memory / controller logic\no at the test chip top\nTest chip integration (hard ip, pads, custom logic, clock, reset etc.)\nDevelop and execute comprehensive verification plans\nBuild testbenches and verification environments (directed + random testing)\nValidate functional correctness and interface behaviour\nPerform debug and root cause analysis of RTL issues\nEnsure coverage closure and verification completeness\nWork closely with PD and integration teams to enable smooth SoC integration\nSkill Requirements\nStrong experience in RTL Design Verification\nWrite SV RTL for custom logic at the test chip top (clock, reset, FSM etc.)\nGood understanding of:\no Digital design fundamentals\no FSM-based architectures\no IP/block-level verification\no Understanding of UPF\nOther Requirements\nTestbench development\nFunctional verification methodologies\nDebugging and RTL issue analysis\nProgramming / Tools\nWorking knowledge of:\no SystemVerilog / Verilog\no UVM or similar verification methodologies (preferred)\no Scripting (Python/Shell - good to have)","description_format":"text","description_chars":1418,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["IT Consulting & Digital Transformation","IT Outsourcing & Dedicated Teams","Systems Integrators"],"lifecycle":[{"event":"open","at":"2026-10-08T21:35:06Z"}],"visa":[],"liveness":{"score":99,"band":"hot","label":"Hiring now","p_open":1,"p_active":0.993,"p_room":1,"age_days":1,"expected_fill_days":28,"reasons":["conf:3","wave","velocity","win:early","comp:brand"],"computed_at":"2026-10-10T05:45:15Z"},"pay":null,"html_url":"https://alion.io/job/hcltech-senior-technical-architect-15","json_url":"https://alion.io/job/hcltech-senior-technical-architect-15.json","meta":{"generated_at":"2026-10-11T23:35:46Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":14682,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-12T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":225},"rest":"https://alion.io/mcp/rest/get_company?id=225"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fhcltech-senior-technical-architect-15"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fhcltech-senior-technical-architect-15"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fhcltech-senior-technical-architect-15"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/hcltech-senior-technical-architect-15\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fhcltech-senior-technical-architect-15"}]}