1,831,659open jobs
105,432companies
273,855added this week
Browse all
Salary
≈ $51k – $117k per year (Estimated)
Location
In office (Acrelândia)
Seniority
Senior

Confirmed on the employer's own hiring board on Oct 18, 2026. First seen by Alion on Oct 18, 2026.

Overview
Company
Impact
Profile match
HCLTech is a major Indian multinational information technology (IT) services and consulting company headquartered in Noida, Uttar Pradesh. Spun off from the original HCL Group in 1991, it ranks as one of India's largest technology companies alongside firms like TCS, Infosys, and Wipro.

Job Summary

To lead a group of Junior Analysts. Deliver projects within timelines in collaboration with internal/external stakeholders

Key Responsibilities

1. Act As A Subject Matter Expert wherever required. Mentor the Junior Analysts to improve their Performance Through Feedback And Coaching. Build Product Expertise On A Large Quantity Of Diverse Products Through Thorough Research And Analysis Of Data From Multiple Channels. Provide Value Add To Business Process / Application Improvement Through Research And Analysis

2. Prepare And Develop Documentation For Tools And Project Processes To Support The Lead Trainer And Team Lead. Define Deliverables And Measures For The Project. Track Metrics At And Engagement And Individual Level And Monitor Timelines / Milestones

3. Prepare Periodic Report. Escalate And Solve Challenges With Respect To Projects In Coordination With Internal/External Stake Holders

4. Oversee A Small Group Of Project Team Who Are Responsible To Optimize Work Allocation To Maximize And Balance The Broad Set Of Goals Defined By The Team Leads

Skill Requirements

1. Expert proficiency in SoC architecture and design, with in-depth knowledge of Verilog and UVM for digital verification.

2. Excellent understanding of C and C++ development as applied to embedded systems and SoC integration.

3. Strong familiarity with RTL design, simulation tools (e.g., Synopsys VCS, Cadence), and advanced verification methodologies.

4. Advanced proficiency in developing and reviewing testbench architectures using UVM.

5. Solid experience in mentoring technical teams and driving best practices in SoC development.

Other Requirements

1. Recommended: Certified Verification Engineer (CVE) – UVM (Optional but valuable)

2. Recommended: IEEE Certified SoC Design Professional (Optional but valuable)

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,831,659 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Acrelândia
$90k – $150k per year • In office • Full-Time • Bachelor's Degree • Adamstown
Chips/EDA
Ansys HFSS
Design
SolidWorks
AutoCAD
Apply
$133k – $187k per year • Equity • In office • 4+ years exp • Bachelor's Degree • Lafayette
Python
Verilog
C
C++
C
U-Boot
DevOps
RTOS
Prometheus
Cortex
Linux
Chips/EDA
JTAG Debuggers
IoT
FreeRTOS
Management
Agile
Apply
$135k – $175k per year • Equity • In office • 5+ years exp • Bachelor's Degree • Lafayette
Apply
≈ $103k – $234k per year (Estimated) • Remote (United States) • United States
C++
Apply
≈ $103k – $234k per year (Estimated) • Remote (United States) • United States
Verilog
VHDL
Apply
Solution Architect 1 day ago
≈ $51k – $122k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Mexico
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Formal Verification
Synopsys ZeBu
Cadence Palladium
Apply
≈ $68k – $141k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Mexico
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Formal Verification
Synopsys ZeBu
Cadence Palladium
Apply
≈ $96k – $203k per year (Estimated) • In office • Los Angeles
C++
DevOps
Linux
Apply
≈ $141k – $267k per year (Estimated) • In office • United States
Python
C++
Apply
≈ $96k – $203k per year (Estimated) • In office • United States
C++
Lua
DevOps
RTOS
Linux
Apply
≈ $102k – $231k per year (Estimated) • In office • United States
Python
Perl
Apply
≈ $141k – $267k per year (Estimated) • In office • United States
Python
C++
Apply
≈ $140k – $267k per year (Estimated) • In office • United States
Python
Apply
≈ $153k – $278k per year (Estimated) • In office • San Jose
Python
AI/ML
BERT
Apply
≈ $70k – $146k per year (Estimated) • In office • 20+ years exp • Guanajuato
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Siemens Calibre
Synopsys PrimeSim
Apply
See all jobs
This is one of many
1,831,659 more open roles from verified company boards, updated every day.