Location
Remote (United States)
Overview
Company
Impact
Profile match
Inabia Solutions & Consulting is a Bellevue, Washington-based global technology consulting, IT services, and workforce solutions company. Founded in 2006, the firm specializes in custom software engineering, AI/ML implementation, cloud services, ServiceNow integration, and telecom solutions. Alongside managed enterprise IT and digital transformation consulting, Inabia provides technical staff augmentation, data labeling, and forward-deployed engineering teams to enterprise clients across North America, the Middle East, and Asia.
Overview
Inabia is seeking an RTL Design Engineer for a fully remote 12-month contract engagement focused on custom silicon development. The ideal candidate will own the full micro-architecture and RTL design lifecycle for complex digital blocks, operating independently from day one. This role requires hands-on fluency in SystemVerilog and recent experience with memory controller design and SoC integration.
Responsibilities
- Own micro-architecture definition derived from high-level functional specifications
- Develop and implement RTL for complex digital blocks using SystemVerilog/Verilog
- Drive digital block control logic and IP integration
- Participate in subsystem-level architecture alignment discussions
- Support design sign-off activities including CDC, RDC, lint, and synthesis readiness checks
- Collaborate closely with Design Verification (DV) teams for closure and debug
- Take full project lifecycle ownership with minimal supervision
Key Qualifications
- Strong, current expertise in RTL design using SystemVerilog and/or Verilog
- Demonstrated ability to independently define micro-architecture from functional specs
- Recent hands-on experience designing custom RTL blocks such as controllers, DMAs, or SoC bus bridges
- Solid understanding of memory controllers, including HBM, DDR4, or DDR5
- Experience with SoC integration and digital subsystem design
- Proficiency with IP integration and block-level ownership
- Working knowledge of sign-off flows including CDC (Clock Domain Crossing) and RDC (Reset Domain Crossing)
- Experience designing IPs with multiple clock domains
- Ability to operate independently with no ramp-up time required
Preferred Qualifications
- Experience in subsystem-level RTL development
- Exposure to Die-to-Die (D2D) logic design
- Prior experience working directly with major hyperscaler silicon teams
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
376,649 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Similar stack
Same company
In your city
≈ $53k – $142k per year (Estimated) • In office • Full-Time • 8+ years exp • PhD • Gratkorn
Python
SystemVerilog
Verilog
VHDL
Chips/EDA
Formal Verification
UVM
Apply
Lead Product Engineer
1 day ago
≈ $36k – $79k per year (Estimated) • In office • Full-Time • Bengaluru
Perl
SystemVerilog
Verilog
Chips/EDA
Formal Verification
Apply
Remote/Hybrid • Full-Time • Reutlingen
Verilog
Chips/EDA
Cadence Virtuoso
Apply
Lead Engineer Analog ASIC Design (f/m/div.)
3 hours ago
$102k per year • Remote/Hybrid • Full-Time • Reutlingen
Verilog
Chips/EDA
Cadence Virtuoso
Apply
Mixed-Signal ASIC-Designingenieur:in für Analog-Frontends und ADCs (f/m/div.) (w/m/div.)
5 hours ago
Remote/Hybrid • Full-Time • Reutlingen
MATLAB
Verilog
MATLAB
Simulink
Apply
In office • Bachelor's Degree
SQL
DevOps
Azure
Azure DevOps
Management
Confluence
Jira
Apply
In office • 10+ years exp
Apply
In office • 15+ years exp • Bachelor's Degree
C++
Java
Visual Basic
Chips/EDA
Cadence Allegro
Apply
Senior / Principal ATE Test Engineer |Teradyne J750| USC |GC - Inabia Software & Consulting Inc.
3 hours ago
In office • 15+ years exp • Bachelor's Degree
C++
Java
Visual Basic
Chips/EDA
Cadence Allegro
Apply
REMOTE W2 Java Full Stack Engineering Lead 10+ YEARS OF EXP - Inabia Software & Consulting Inc.
3 hours ago
In office
Java
Node JS
Python
TypeScript
JavaScript
Frontend
Angular
GraphQL
DevOps
AWS
AWS Step Functions
Azure
CI/CD
GCP
Apply
This is one of many
376,649 more open roles from verified company boards, updated every day.

