1,829,762open jobs
106,201companies
266,160added this week
Browse all
Salary
≈ $82k – $149k per year (Estimated)
Location
In office (Munich)
Seniority
Senior · 3+ years exp

Confirmed on the employer's own hiring board on Oct 19, 2026. First seen by Alion on Aug 18, 2026. Infineon Technologies scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Infineon Technologies is a semiconductor company near Munich that was spun out of Siemens in 1999. It is the world leader in power semiconductors and a major supplier of automotive chips, security controllers and sensors. The company operates fabrication plants in Germany, Austria and Malaysia and is building a large new site in Dresden.

#WeAreIn for jobs that impact everyone's life.

What if your ideas could change the way the world connects, powers up, or thinks?

As a Senior Engineer Digital Concept Engineering (f/m/div) on our Research & Development team, you'll have the opportunity to merge creativity with your technical expertise by shaping the future of technology, driving groundbreaking projects, and bringing new ideas to life.

Are you in?

Your role

Key responsibilities in your new role

The position can be filled in Munich or Cork.

  • Lead the PORT IP concept development, defining functional specifications, architectural constraints, design guidelines, and the roadmap across product families, including PPA

    trade-offs and feasibility studies

  • Own the microcontroller and PORT IP

    architecture, ensuring scalability, power efficiency, and performance, while driving functional safety compliance (ISO 26262 up to ASIL-D) through safety mechanisms, safe I/O states, FMEDA contributions, and diagnostic coverage targets

  • Drive the digital design, verification,

    and low-power strategy, implementing methodologies for robustness, early

    error detection, and high verification coverage, while defining CDC/RDC

    strategies, power domains, isolation, retention, and UPF/CPF concepts

  • Own the safe and robust I/O architecture, including pin multiplexing, alternate-function architecture, pad control,

    drive strength, and slew-rate configuration, and coordinate digital-analog

    integration with analog/pad IP and interconnect teams

  • Automate design and engineering processes

    with Python, developing solutions for design flows, simulation, data

    analysis, reporting, and automated generation of register maps, documentation,

    and verification models from a single source (e.g., IP-XACT/SystemRDL)

  • Manage engineering workflows and drive

    cross-functional collaboration, using Jira for backlog management,

    milestone tracking, and risk communication, while working closely with RTL

    design, verification, firmware, and system engineering teams

  • Act as a technical expert and mentor, establishing best practices for concept engineering and scripting while influencing technical direction and engineering excellence across teams

Your profile

Qualifications and skills to help you succeed

  • A degree in Electrical Engineering, Computer Science, or related technical field
  • At least 3-5 yearsin digital IC design, concept engineering, or related semiconductorroles · Strong understanding of Digital Design and Verification(e.g., UVM, formal verification); proficiency in SystemVerilog (and VHDL); familiarity with industry EDA flows(e.g., Synopsys, Cadence, Siemens) and formal verification tools

  • Deep knowledge of Microcontroller Architectureand IP integration; understanding of I/O/pad-cell design(drive strength, slew rate, level shifting, pull configuration) and pin multiplexing; experience with PORT IPor similar high-volume digital IP platformsis highly advantageous

  • Proficient in Python scriptingfor automation tool developmentand data processing; hands-on with Jirafor project managementand agile workflows; strong analytical problem-solving, excellent communication, and proactivemindset

  • Working knowledge of functional safety (ISO 26262)and safety-relevant IP design including safety mechanismsand FMEDAconcepts; Nice-to-have:DFT(boundary scan JTAG/IEEE 1149.1), register-automation flows (IP-XACT/SystemRDL), Git-based CI/CD, low-powerintent (UPF/CPF), CDC/RDCmethodology

  • Fluent in Englishlanguage skills, Germanis a plus

#WeAreIn for driving decarbonization and digitalization.

As a global leader in semiconductor solutions in power systems and IoT, Infineon enables game-changing solutions for green and efficient energy, clean and safe mobility, as well as smart and secure IoT. Together, we drive innovation and customer success, while caring for our people and empowering them to reach ambitious goals. Be a part of making life easier, safer and greener.

Are you in?

We are on a journey to create the best Infineon for everyone.

We strive to create the best Infineon for everyone by embracing diversity and inclusion. We welcome applicants for who they are and offer a workplace built on trust, openness, respect and equal opportunity.

Our hiring decisions are based on skills and experience. Even if you don’t meet every requirement, we encourage you to apply.

Please let your recruiter know if you need any accommodations during the interview process.

Learn more about our various contact channels and about Diversity & Inclusion at Infineon.

Alexander Greie

LinkedIn Profile

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,829,762 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Munich
Electronics Engineer 2 hours ago
≈ $70k – $127k per year (Estimated) • Hybrid • 5+ years exp • Germany
Apply
≈ $82k – $150k per year (Estimated) • In office • Full-Time • 5+ years exp • PhD • Dresden
Chips/EDA
PoC Library
Apply
≈ $94k – $170k per year (Estimated) • In office • Full-Time • Stuttgart
Python
Management
Agile
Apply
≈ $95k – $198k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Donauwörth
Apply
≈ $95k – $198k per year (Estimated) • In office • Full-Time • 4+ years exp • Master's Degree • Manching
C++
Ada
Apply
$122k – $152k per year • In office • Full-Time • 3+ years exp • Bachelor's Degree • Dublin
Python
AI/ML
Ray
Design
SolidWorks
Apply
$94k – $100k per year • In office • Secret • Bachelor's Degree • Dedham
Python
Rust
C++
DevOps
CI/CD
Linux
IoT
Embedded Rust
Management
Agile
UML
Apply
≈ $39k – $65k per year (Estimated) • In office • Secret • Internship • Bachelor's Degree • Middletown
Python
JavaScript
TypeScript
C++
DevOps
CI/CD
Linux
Apply
≈ $58k – $104k per year (Estimated) • Hybrid • 3+ years exp • PhD • Mississauga
Python
SQL
Databases
Databricks
AI/ML
MLFlow
Time Series Forecasting
Apply
≈ $16k – $43k per year (Estimated) • In office • Full-Time • Pune
Python
Scala
Databases
Snowflake
Databricks
AI/ML
Spark
Machine Learning
Apply
≈ $58k – $168k per year (Estimated) • Hybrid • Master's Degree • Munich
Python
Verilog
VHDL
DevOps
Git
Linux
Apply
≈ $58k – $169k per year (Estimated) • In office • Munich
Python
MATLAB
Chips/EDA
Altium Designer
Apply
≈ $87k – $158k per year (Estimated) • Hybrid • Munich
SystemVerilog
Chips/EDA
UVM
Apply
≈ $58k – $163k per year (Estimated) • In office • Internship • Frankfurt am Main
Apply
≈ $58k – $168k per year (Estimated) • Hybrid • Internship • Bachelor's Degree • Munich
Python
Verilog
VHDL
DevOps
Git
Linux
Apply
In office • Munich
Apply
≈ $59k – $124k per year (Estimated) • In office • Munich
Python
Go
JavaScript
Java
PHP
TypeScript
AI/ML
LLM
Frontend
React.js
Apply
In office • Munich
Apply
≈ $45k – $89k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Munich • Jena • Berlin
Apply
Senior Data Analyst 2 hours ago
≈ $32k – $75k per year (Estimated) • Hybrid • Full-Time • Lisbon • Munich • Prague
Python
SQL
AI/ML
Claude
Analytics
Power BI
Looker
Apply
See all jobs
This is one of many
1,829,762 more open roles from verified company boards, updated every day.