{"id":2284401,"url":"https://alion.io/job/intel-corporation-cpu-physical-design-engineer-5","title":"CPU Physical Design Engineer","company":{"id":35,"name":"Intel","domain":"intel.com","url":"https://alion.io/company/intel","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Workday","truth_index":{"grade":"A","score":85,"open_postings":94,"ghost_share":0.011,"stale_share":0.553,"repost_share":0.043,"time_to_fill_p50_days":27,"computed_at":"2026-10-14T06:34:16Z"}},"role":"Industrial Engineering","role_family":"Industrial Engineering","seniority":"middle","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Austin, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":87000,"max_usd":161000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":3384},"experience_years_min":3,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Cadence Genus","optional":true},{"name":"Perl","optional":true},{"name":"Platform Engineering","optional":true},{"name":"Python","optional":true},{"name":"Synopsys Fusion Compiler","optional":true}],"status":"live","first_seen_at":"2026-10-08T00:00:00Z","employer_posted_date":"2026-10-08","last_verified_at":"2026-10-14T10:05:53Z","board_verified":true,"closed_at":null,"days_open":6,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":6},"description":"Job Details:\nJob Description:\nThe Role\nDo you enjoy solving complex engineering challenges and pushing the boundaries of CPU performance?\nJoin Intel’s CPU Design team and help develop the next generation of high-performance processors. As a CPU Physical Design Engineer, you will contribute to the physical implementation and optimization of complex CPU designs, helping achieve ambitious goals for performance, power, area, timing, and manufacturability.\nYou will work alongside engineers across architecture, logic design, circuit design, design automation, and validation to turn innovative CPU concepts into manufacturable silicon. Your work will contribute directly to technologies enabling the next generation of client, data center, and AI computing.\nThis is an opportunity to deepen your physical design expertise, work with advanced semiconductor technologies, and solve challenging engineering problems alongside experienced technical teams.\nAbout the Team\nIntel’s CPU Design team within the Silicon and Platform Engineering Group (SPE) develops advanced processor technologies that power the future of computing.\nOur engineers bring together expertise across architecture, logic, circuit, physical design, and design automation to build high-performance CPUs using advanced process technologies and innovative design methodologies.\nWe value technical curiosity, collaboration, continuous learning, and people who are motivated to find better ways to solve complex problems.\nWhat You’ll Do\nKey responsibilities will include but not limited to:\nImplement CPU physical designs from RTL through a design database ready for manufacturing.\nWork across the physical design flow, including floorplanning, synthesis, place and route, clock tree synthesis, static timing analysis, power and clock distribution, and design optimization.\nPerform verification and signoff activities such as formal equivalence, reliability verification, layout verification, and structural design checks.\nAnalyze design results and identify opportunities to improve power, performance, area, timing, and overall design quality.\nCollaborate with architecture, logic, circuit, and design automation engineers to solve complex CPU design challenges.\nDevelop and improve physical design methodologies, flows, and automation.\nWork with internal engineering teams and EDA partners to evaluate and improve design tools and capabilities.\nApply lessons learned from current designs to help improve future CPU products and methodologies.\nBehavioral traits that we are looking for:\nStrong analytical and technical problem-solving skills.\nOwnership and accountability for delivering high-quality results.\nA proactive mindset with the ability to identify challenges, explore solutions, and drive work forward.\nStrong collaboration skills and the ability to work across global, multidisciplinary engineering teams.\nEffective written and verbal communication skills.\nAdaptability and comfort working in a dynamic technical environment.\nCuriosity and a desire to continuously learn, grow, and explore new technologies.\nIntel invests in our people and offers a complete and competitive package of benefits employees and their families through every stage of life.\nSee Intel Benefits for more details. \nQualifications:\nYou must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.\nNote:\nFor information on Intel’s immigration sponsorship guidelines, please see\nIntel U.S. Immigration Sponsorship Information\nMinimum Qualifications and Experience:\nBachelor's degree in Electrical/ Computer Engineering, or a related field with 3+ years of relevant experience. Or a Master's degree in the same field with 1+ years of educational or work experience.\nYour experience describe above must be in the following:\nPhysical design implementation using industry-standard EDA tools such as Synopsys Fusion Compiler, Cadence Genus/Innovus, or equivalent.\nBackend physical design workflows, including experience in areas such as floorplanning, place and route, clock tree synthesis, static timing analysis, and layout verification.\nScripting with TCL, Perl, Python, or similar languages for design automation, analysis, or design exploration.\nExperience with RTL-to-GDS physical design flows.\nPreferred Qualifications and Experience:\nA PhD in in the same field with 6+ months of educational or work experience.\nExperience in one or more of the following areas is a plus:\nCPU, SoC, or other complex high-performance physical design.\nTape-out experience using advanced semiconductor process technologies.\nLow-power design techniques, multiple power domains, UPF, or power analysis methods.\nPower, performance, area, and timing optimization.\nRTL-to-GDS design-flow automation.\nAI/ML-based approaches to place-and-route or physical design optimization.\nWorking across multiple EDA tools or vendor platforms.\nCollaborating with EDA vendors to evaluate or improve design tools and methodologies.\nThermal or power-reduction techniques.\nWhy Join Intel\nAt Intel, you will have the opportunity to help develop technologies that shape the future of computing.\nAs part of the CPU Design team, you will tackle complex engineering challenges, work with advanced semiconductor technologies, and collaborate with talented engineers across multiple disciplines. You will have opportunities to expand your technical expertise while contributing to next-generation CPU products supporting client, data center, and AI computing.\nWe are looking for people who are curious, collaborative, and excited about solving difficult technical problems.\nIf you are passionate about semiconductor design and want to help build the next generation of computing technology, we encourage you to apply.\nJob Type:\nExperienced HireShift:\nShift 1 (United States of America)Primary Location:\nUS, Texas, AustinAdditional Locations:\nPosting Statement:\nAll qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of Trust\nN/ABenefits\nWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.\nAnnual Salary Range for jobs which could be performed in the US: $105,650.00-200,340.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.Work Model for this Role\nThis role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.*\nADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.","description_format":"text","description_chars":7988,"description_truncated":false,"requirements":{"experience_years_min":3,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":["Continuous learning"],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","Semiconductor Manufacturing","Computer Components","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-10-11T13:05:21Z"}],"visa":[{"country":"US","licensed_sponsor":true,"evidence":"H-1B filings in 12 months: 2,014 · green card filings: 487","filings_12m":2014,"filings_prev_12m":3001,"green_card_filings_12m":487,"median_offered_wage_usd":134579,"route":null,"cap_exempt":false,"checked_at":"2026-10-03T21:08:04+00:00","sources":["US Department of Labor: LCA disclosure data (H-1B, H-1B1, E-3)","US Department of Labor: PERM disclosure data (green cards)"],"filings_for_role_12m":0}],"liveness":{"score":59,"band":"ok","label":"Likely open","p_open":1,"p_active":0.592,"p_room":1,"age_days":6,"expected_fill_days":27,"reasons":["conf:16","stale_co","win:early","comp:brand"],"computed_at":"2026-10-14T06:34:16Z"},"pay":null,"html_url":"https://alion.io/job/intel-corporation-cpu-physical-design-engineer-5","json_url":"https://alion.io/job/intel-corporation-cpu-physical-design-engineer-5.json","meta":{"generated_at":"2026-10-14T12:45:01Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":15649,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-15T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":35},"rest":"https://alion.io/mcp/rest/get_company?id=35"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fintel-corporation-cpu-physical-design-engineer-5"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fintel-corporation-cpu-physical-design-engineer-5"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fintel-corporation-cpu-physical-design-engineer-5"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/intel-corporation-cpu-physical-design-engineer-5\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fintel-corporation-cpu-physical-design-engineer-5"}]}