1,970,154open jobs
116,595companies
255,660added this week
Browse all
Salary
≈ $168k – $306k per year (Estimated)
Location
Hybrid (Santa Clara, Austin, United States)
Seniority
Senior · 5+ years exp
Visa
H-1B filings in 12 months: 2,014 · for this role: 728 · green card filings: 487
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 24, 2026. First seen by Alion on Oct 22, 2026. Intel scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Intel is an American semiconductor company founded in 1968 by Robert Noyce and Gordon Moore and headquartered in Santa Clara, California. It created the x86 instruction set that still underpins most personal computers and servers, and designs and manufactures processors, chipsets, discrete graphics, networking silicon and AI accelerators. Unlike most of its competitors the company owns its fabrication plants, and it is investing heavily in Intel Foundry to manufacture chips for external customers while rebuilding its process technology leadership.

Job Details:

Job Description:

Job Description

Intel is seeking a Design Verification Engineer for the Silicon Chassis team. In this role, you will contribute to verification of next-generation interconnect and chassis IPs that scale across multiple product families. You will work closely with senior engineers to build and execute robust verification plans, develop high-quality reusable environments, and help deliver first-pass silicon success through strong design verification practices. This role requires strong programming and algorithmic problem-solving skills, hands-on verification development, and willingness to work across traditional discipline boundaries. AI-assisted workflows are part of everyday development here.

Responsibilities

- Develop and execute verification plans and testbenches for interconnect and chassis IP/features at IP and subsystem level

- Build reusable verification components, checkers, constrained-random tests, and debug infrastructure to improve coverage and productivity

- Work with architecture, design, and software teams on spec reviews, feature clarification, bug triage, and closure; contribute outside strict DV boundaries when needed

- Analyze simulation failures, root-cause issues quickly, and drive fixes to closure with clear technical communication

- Contribute to functional coverage planning, coverage closure, and quality signoff under guidance of technical leads

- Contribute to both simulation and formal verification efforts; continuously improve verification automation, regression quality, and development efficiency

You should also demonstrate: Proven ability to write clean, reusable, and maintainable verification code and automation scripts, and to collaborate effectively across architecture, design, and software teams

Qualifications:

To be considered to this position you must have all the minimum qualifications. Preferred qualifications will set you apart in the process. Expected years of experience should be post graduation.

Minimum Qualifications

- Bachelor's degree in Electrical Engineering, Computer Science, or a related field with 5+ years of industry experience OR Master's degree with 4+ years of relevant experience

The must include:

- Programming fundamentals and algorithmic problem-solving skills, with demonstrated hands-on coding experience in SystemVerilog, C/C++, and Python

- Foundation in simulation-based verification methodologies UVM/ABV, with exposure to formal verification concepts; testbench development, debugging, and coverage-driven verification

- Hands-on experience using AI-assisted development tools as part of daily workflow for coding, debugging, and test development

- Exposure to interconnects and bus protocols for example AMBA AXI/ACE/CHI, PCIe, CXL, UCIe

Preferred Qualifications

- Understanding of cache coherency and memory consistency models

- Experience with external interfaces and system integration debug

- Experience with formal verification tools (JasperGold, VC Formal, or similar) and emulation or FPGA-based verification

- Exposure to RTL concepts, physical design, or CAD tool flows

- Prior work with system IPs such as MMUs SMMU or IOMMU and interrupt controllers

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location:

US, California, Santa Clara

Additional Locations:

US, Texas, Austin

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $141,910.00-200,340.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,970,154 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Santa Clara
$131k – $183k per year • Equity • In office • Nationals only • Full-Time • 10+ years exp • PhD • Seattle
Chips/EDA
Cadence Allegro
OrCAD
SpaceTech
DO-254
Apply
$107k – $150k per year • Equity • In office • Nationals only • Full-Time • 2+ years exp • Bachelor's Degree • Seattle
Python
MATLAB
MATLAB
Simulink
DevOps
Linux
MedTech
Verification & Validation
Apply
≈ $120k – $219k per year (Estimated) • In office • TS/SCI • Full-Time • 5+ years exp • Bachelor's Degree • Chantilly
Apply
$164k – $275k per year • In office • TS/SCI • Full-Time • Bachelor's Degree • Tysons
Python
SQL
PowerShell
Bash
Databases
MySQL
PostgreSQL
Redis
Snowflake
Databricks
Cassandra
DynamoDB
RabbitMQ
Google BigQuery
AI/ML
Hadoop
TensorFlow
PyTorch
Amazon SageMaker
Machine Learning
DevOps
Splunk
Terraform
Ansible
GCP
Red Hat
GitHub Actions
CloudFormation
Prometheus
GitLab CI
Azure
CI/CD
GitOps
ArgoCD
Jenkins
AWS
Docker
Kubernetes
Grafana
Configuration Management
CentOS Stream
Amazon CloudWatch
Linux
DNS
Cybersecurity
Zero Trust
PKI
Analytics
ETL/ELT
Management
Agile
ITIL
Apply
$198k – $277k per year • Equity • In office • Nationals only • Full-Time • Master's Degree • Seattle • Cupertino
Python
MATLAB
Chips/EDA
OrCAD
Apply
≈ $162k – $315k per year (Estimated) • In office • 3+ years exp • Santa Clara
Apply
≈ $180k – $408k per year (Estimated) • In office • Santa Clara
Python
Verilog
C++
SystemVerilog
Perl
Apply
≈ $180k – $408k per year (Estimated) • In office • 10+ years exp • Santa Clara
Python
Verilog
C++
VHDL
Perl
Apply
≈ $180k – $408k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Santa Clara
Apply
$58k per year • In office • 1+ year exp • High School Diploma • Santa Clara
Apply
See all jobs
This is one of many
1,970,154 more open roles from verified company boards, updated every day.