1,981,501open jobs
116,781companies
253,459added this week
Browse all
Salary
≈ $22k – $50k per year (Estimated)
Location
Hybrid (George Town, Malaysia)
Seniority
Senior · 7+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 24, 2026. First seen by Alion on Oct 14, 2026. Intel scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Intel is an American semiconductor company founded in 1968 by Robert Noyce and Gordon Moore and headquartered in Santa Clara, California. It created the x86 instruction set that still underpins most personal computers and servers, and designs and manufactures processors, chipsets, discrete graphics, networking silicon and AI accelerators. Unlike most of its competitors the company owns its fabrication plants, and it is investing heavily in Intel Foundry to manufacture chips for external customers while rebuilding its process technology leadership.

Job Details:

Job Description:

Join a Team That Defines the Heartbeat of Next-Generation CPUs.

Intel is seeking passionate engineers to help develop the clocking architecture that powers our next-generation CPU products. Whether you're a college graduate eager to launch your career or an experienced engineer ready to solve some of the industry's most complex technical challenges, you'll have the opportunity to work on cutting-edge semiconductor technologies that impact millions of devices worldwide.

As a CPU Clock Design Engineer you will contribute to the design, implementation, analysis, and optimization of clock distribution networks that enable industry-leading performance, power efficiency, and product scalability.

What You'll Do

Responsibilities may include, but are not limited to:

  • Design, implement, and optimize clock distribution networks for high-performance CPU and SoC products.
  • Contribute to clock architecture development and clock tree synthesis (CTS) methodologies.
  • Perform timing analysis and support timing closure across complex semiconductor designs.
  • Develop custom circuits, library cells, and clock-related design solutions.
  • Analyze performance, power, area, and timing tradeoffs to improve product efficiency.
  • Create automation solutions using scripting and programming languages to improve design productivity.
  • Collaborate closely with architecture, design, physical implementation, validation, and EDA teams.
  • Support debug, validation, and optimization activities throughout the product development lifecycle.
  • Drive technical issues to closure while maintaining high-quality engineering standards.
  • Influence future methodologies, design flows, and clocking technologies.

Behavioral Traits We Are Looking For

  • Strong ownership and accountability for technical deliverables.
  • Curiosity and passion for solving complex engineering challenges.
  • Effective problem-solving and analytical thinking skills.
  • Ability to collaborate across multiple engineering disciplines.
  • Strong communication skills with both technical and non-technical stakeholders.
  • Adaptability and willingness to learn new tools, technologies, and methodologies.
  • Ability to balance multiple priorities in a fast-paced environment.

• Continuous focus on quality, execution, and innovation.

Qualifications:

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum qualifications:

Must have either BS or MS in Electrical Engineering or Computer Engineering.

Minimum 6 year of experience in:

  • CPU Clock Design.
  • CPU physical design and timing verification.
  • Synthesis/APR flows on multi voltage high frequency designs including custom polygon editing.
  • Tcl scripting.
  • Noise, cross-talk, OCV analysis.
  • Floorplanning and physical design and timing closure.
  • Formal equivalence, DRC/LVS, IR and electro-migration checks.

Preferred qualifications:

  • 7+ years of experience with the above skill sets.
  • Experience with Fusion Compiler, DCT, DCE, ICC2, RedHawk, ICV, Conformal, Calibre, PrimeTime, StarRCXT.
  • Cadence Tools Experience Not a Must But Preferred.

Job Type:

Experienced Hire

Shift:

Shift 1 (Malaysia)

Primary Location:

Malaysia, Penang

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,981,501 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
George Town
≈ $25k – $51k per year (Estimated) • Remote (Malaysia) • 7+ years exp • George Town
Apply
≈ $18k – $42k per year (Estimated) • Remote (Malaysia) • 4+ years exp • George Town
Apply
≈ $18k – $42k per year (Estimated) • Remote (Malaysia) • 8+ years exp • Bachelor's Degree • George Town
Chips/EDA
Ansys HFSS
Keysight ADS
Apply
≈ $19k – $44k per year (Estimated) • Remote (Malaysia) • 10+ years exp • Bachelor's Degree • George Town
Python
Verilog
C++
SystemVerilog
Chips/EDA
Siemens ModelSim
UVM
Xilinx Vivado
Apply
≈ $19k – $44k per year (Estimated) • Remote (Malaysia) • 5+ years exp • Master's Degree • George Town
Verilog
SystemVerilog
VHDL
Chips/EDA
Siemens ModelSim
Synplify Pro
Apply
≈ $30k – $62k per year (Estimated) • In office • Full-Time • 7+ years exp • Bengaluru
Python
Perl
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Management
Agile
Apply
≈ $25k – $63k per year (Estimated) • Hybrid • Full-Time • 7+ years exp • Bachelor's Degree • Hyderabad
Python
SystemVerilog
Perl
Chips/EDA
Synopsys PrimeTime
Tessent
Synopsys TestMAX
Apply
≈ $23k – $53k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Bengaluru
Python
Perl
Chips/EDA
Synopsys PrimeTime
Cadence Tempus
Management
Agile
Apply
≈ $20k – $47k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Hyderabad
Python
Perl
Chips/EDA
Cadence Virtuoso
Synopsys IC Compiler II
Siemens Calibre
Apply
Engineer, Android 4 days ago
In office • Full-Time • Bachelor's Degree • Singapore
Kotlin
Mobile
Jetpack Compose
Chips/EDA
Synopsys PrimeTime
Apply
≈ $20k – $45k per year (Estimated) • In office • Full-Time • 3+ years exp • Master's Degree • George Town
Verilog
SystemVerilog
Apply
≈ $32k – $66k per year (Estimated) • In office • Full-Time • 3+ years exp • Master's Degree • George Town
Verilog
SystemVerilog
Apply
Hybrid • Internship • Bachelor's Degree • George Town
SystemVerilog
AI/ML
AI Agents
DevOps
Unix
Apply
≈ $22k – $50k per year (Estimated) • Hybrid • Full-Time • 7+ years exp • Bachelor's Degree • George Town
TCL Scripting
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Siemens Calibre
Cadence Conformal
Ansys RedHawk
Apply
≈ $24k – $55k per year (Estimated) • In office • Full-Time • 6+ years exp • Bachelor's Degree • George Town
Chips/EDA
UVM
Formal Verification
Apply
≈ $22k – $50k per year (Estimated) • In office • 5+ years exp • PhD • George Town
C#
C++
Apply
≈ $19k – $43k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • George Town
Python
SQL
AI/ML
Claude Code
RAG
DevOps
gRPC
CI/CD
Bazel
Windows
Analytics
Matplotlib
MedTech
Verification & Validation
Apply
≈ $30k – $61k per year (Estimated) • In office • 6+ years exp • Bachelor's Degree • George Town
Chips/EDA
UVM
Formal Verification
Apply
≈ $14k – $42k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • George Town
Python
JavaScript
SQL
C#
Visual Basic
C#
ASP.NET Core
Databases
PostgreSQL
MS SQL
Microsoft Fabric
AI/ML
Machine Learning
Frontend
React.js
DevOps
Rest API
Grafana
Analytics
Power BI
QlikSense
ETL/ELT
Apply
≈ $18k – $41k per year (Estimated) • In office • Full-Time • 3+ years exp • George Town
DevOps
GCP
Azure
AWS
IAM
Windows
Cybersecurity
ISO 27001
DLP
Apply
See all jobs
This is one of many
1,981,501 more open roles from verified company boards, updated every day.