{"id":3014068,"url":"https://alion.io/job/intel-ethernet-system-integration-engineer","title":"Ethernet System Integration Engineer","company":{"id":35,"name":"Intel","domain":"intel.com","url":"https://alion.io/company/intel","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Workday","truth_index":{"grade":"B","score":84,"open_postings":124,"ghost_share":0.024,"stale_share":0.556,"repost_share":0.04,"time_to_fill_p50_days":24,"computed_at":"2026-10-23T05:54:15Z"}},"role":"DevOps","role_family":"DevOps","seniority":"senior","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Hillsboro, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":136000,"max_usd":260000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":1716},"experience_years_min":8,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"C++","optional":false},{"name":"Docker","optional":false},{"name":"Grafana","optional":false},{"name":"Python","optional":false},{"name":"Linux","optional":true},{"name":"RTOS","optional":true}],"status":"live","first_seen_at":"2026-10-12T00:00:00Z","employer_posted_date":"2026-10-12","last_verified_at":"2026-10-24T03:51:18Z","board_verified":true,"closed_at":null,"days_open":12,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":12},"description":"Job Details:\nJob Description:\nJoin an enthusiastic team of engineers in Intel's Central Engineering Group (CEG), within the Custom ASICs Development Group (CADG), focused on enabling and integrating the next generation of programmable Infrastructure Processing Units (IPUs) and Foundation Network Interface Card (FNIC) product lines. As a System Integration Engineer, you will work across the firmware and hardware elements of the 200G/400G/800G/1.6T Ethernet PHY subsystem. Working closely with major cloud service providers and Intel's silicon, hardware, firmware, and software development teams, you will help deliver customized IPU- and FNIC-based solutions that enhance isolation, security, performance, storage, and system management for customers. This role also includes driving feature-request processes, developing new solutions, and debugging internal and external customer issues.\nResponsible for the overall design and development of systems and solutions that integrate software, firmware, board, and silicon/SoC components for a specific segment with specific focus on customer requirements and implementation limitations throughout the systems lifecycle. May also be responsible for systems architecture and definition, including translating the business opportunity into use cases and developing the product specifications for required hardware and software needed to deliver system requirements. Leads design, analysis, and implementation of component level choices across the integrated systems on performance, features, and cost including technical risk assessment and emphasis on ease of use, reliability, security, availability, maintainability, sustainability, and quality based on system or platform architecture specifications. Defines systems implementation and integration solutions and plans to ensure optimum performance and reliability across hardware and software that comprise the system. Delivers end-to-end technical solutions to solve customer problems, deploying solutions, executing benchmark tests, and preparing documentation. Collaborates with other teams to analyze next generation requirements and opportunities and may influence and guide research and academic collaboration on systems and solutions, including proof-of-concept and solutions beyond current industry approaches. Guides and conducts lab experiments of proof-of-concept innovations and new feature feasibility studies. Simulates real life environments in the lab and analyzes performance of prototypes.\nResponsibilities will include, but are not limited to:\nDesigns, develops, integrates, tests, validates, and/or debugs software across multiple layers of the software stack spanning firmware, drivers, operating systems, middleware, frameworks, algorithms, and applications/UI for a specific technology, product/platform, and/or market segment, including the development of software to enable specific features, capabilities, solutions, reference platforms, or Intel products.\nPrepares related installation, operation, and maintenance specifications and instructions.\nAnalyzes lab test equipment to establish operating data.\nConduct experimental tests and analyze engineering proposals and related technical data to determine the feasibility of assigning new equipment or modifying existing equipment.\nConstructs and checks out prototypes, compiles operational data, and prepares customer application information.\nResponds to customer and client requests or events as they occur.\nDevelops solutions to problems by applying technical expertise, formal education, and sound judgment.\nThe ideal candidate will have the following skills in addition to the qualifications listed below:\nProject management expertise, strong organizational skills, and a proven track record of delivering objectives on schedule and within budget.\nA collaborative team mindset with demonstrated experience influencing technical direction across teams.\nStrong problem-solving skills.\nExcellent communication skills.\nQualifications:\nMinimum Qualifications are required to be initially considered for this position.\nBachelor's degree in electrical engineering, computer engineering, computer science, math, physics, or a related field.\n8+ years of experience developing SW/FW automated test environments and tools using Python, C, C++, GIT, Docker, Grafana and shell scripts.\n6+ years of experience validating and characterizing IPs in standalone and full-chip environments, including results analysis and debug activities using advanced test and measurement lab equipment, such as oscilloscopes and analyzers, to debug circuit boards.\n4+ years of experience with networking fundamentals, including NICs, switching, and/or modern data center protocols.\nPreferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.\nMaster's degree or higher.\nTechnical leadership experience.\nExperience with high-speed Ethernet PAM4 SerDes.\nExperience with the 802.3 Ethernet Physical Layer technologies\nExperience with triaging and debugging Layer 1 Link establishment protocols: including Auto-Negotiation, Link Training, and Forward Error Correction configurations\nExperience writing architectural requirements or defining flows necessary for integrating IP into a SoC.\nExperience debugging low-level SerDes and FW issues related to system configuration.\nExperience with reading, writing, analyzing, and stepping through low-level assembly-type level code\nExperience in the following fields: RTOS, FW, SW, IO tools, NVM configuration, or Pre-Si verification.\nExperience with reading and interpreting multi-page hierarchical PCB schematics across functional blocks (e.g., memory subsystems, power management, high-speed I/O, low-speed management buses).\nFamiliarity with low-speed IO, such as I2C, MDIO, and UART.\nExperience with Linux.\nSolid understanding of SW development flows, including architecture tradeoffs and implementation dependencies for different code environments.\nExperience with system software stacks, especially software-hardware interactions across platform firmware, device drivers, the Linux kernel, and user-space application performance.\nRequirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.\nJob Type:\nExperienced HireShift:\nShift 1 (United States of America)Primary Location:\nUS, Oregon, HillsboroAdditional Locations:\nPosting Statement:\nAll qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of Trust\nN/ABenefits\nWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.\nAnnual Salary Range for jobs which could be performed in the US: $164,470.00-232,190.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.Work Model for this Role\nThis role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.*\nADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.","description_format":"text","description_chars":8308,"description_truncated":false,"requirements":{"experience_years_min":8,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","Semiconductor Manufacturing","Computer Components","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-10-21T16:05:53Z"}],"visa":[{"country":"US","licensed_sponsor":true,"evidence":"H-1B filings in 12 months: 2,014 · green card filings: 487","filings_12m":2014,"filings_prev_12m":3001,"green_card_filings_12m":487,"median_offered_wage_usd":134579,"route":null,"cap_exempt":false,"checked_at":"2026-10-15T11:24:14+00:00","sources":["US Department of Labor: LCA disclosure data (H-1B, H-1B1, E-3)","US Department of Labor: PERM disclosure data (green cards)"],"filings_for_role_12m":461}],"liveness":{"score":55,"band":"ok","label":"Likely open","p_open":1,"p_active":0.611,"p_room":0.9,"age_days":11,"expected_fill_days":24,"reasons":["conf:29","stale_co","velocity","win:mid","comp:brand"],"computed_at":"2026-10-23T05:54:15Z"},"pay":null,"html_url":"https://alion.io/job/intel-ethernet-system-integration-engineer","json_url":"https://alion.io/job/intel-ethernet-system-integration-engineer.json","meta":{"generated_at":"2026-10-24T05:49:35Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":8350,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-25T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":35},"rest":"https://alion.io/mcp/rest/get_company?id=35"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fintel-ethernet-system-integration-engineer"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fintel-ethernet-system-integration-engineer"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fintel-ethernet-system-integration-engineer"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/intel-ethernet-system-integration-engineer\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fintel-ethernet-system-integration-engineer"}]}