1,966,542open jobs
116,186companies
249,369added this week
Browse all
Salary
≈ $103k – $201k per year (Estimated)
Location
Hybrid (Santa Clara, United States)
Seniority
Junior · 1+ year exp
Visa
No sponsorship (stated in the posting)
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 24, 2026. First seen by Alion on Oct 22, 2026. Intel scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Intel is an American semiconductor company founded in 1968 by Robert Noyce and Gordon Moore and headquartered in Santa Clara, California. It created the x86 instruction set that still underpins most personal computers and servers, and designs and manufactures processors, chipsets, discrete graphics, networking silicon and AI accelerators. Unlike most of its competitors the company owns its fabrication plants, and it is investing heavily in Intel Foundry to manufacture chips for external customers while rebuilding its process technology leadership.

Job Details:

Job Description:

As an IP Design Verification Engineer, you will be responsible for ensuring the quality and functionality of critical IP designs through rigorous verification processes. Using industry-standard tools and methodologies, you will create and execute test plans, identify and resolve bugs, and contribute to delivering robust IP solutions. Your work will directly support the development of innovative technologies that power Intel's products and strengthen their position in the market.

Business group

The Data Center Group (DCG) focuses on developing advanced technologies that accelerate data processing and storage solutions for diverse industries. This group drives innovation in hardware and software, delivering cutting-edge products to serve growing market demands. As part of DCG, you will collaborate with teams working to redefine the capabilities of data center infrastructure, supporting Intel's mission to enable a smarter, connected world.

Key Responsibilities

  • Develop and implement test plans and verification strategies for IP designs using industry-standard tools and methodologies.
  • Identify, debug, and resolve design and verification issues to ensure robust functionality and quality.
  • Collaborate closely with cross-functional teams, including design, architecture, and validation teams, to identify and address potential challenges.
  • Generate comprehensive documentation for verification processes, test results, and design improvements.
  • Continuously improve verification efficiency through automation and innovative practices.

Qualifications:

This is an entry level position. You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum qualifications and are considered a plus factor in identifying top candidates. This position is not eligible for Intel immigration sponsorship

Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.

Minimum Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field with +1 year of hands-on experience.
  • +6 months of experience in:
    • Hardware description languages such as Verilog or VHDL.
    • Hands-on experience with verification tools like SystemVerilog, UVM, or similar environments. -
    • Digital design principles and computer architecture.

Preferred Qualifications

  • Familiarity with scripting languages such as Python or Perl for automation purposes.
  • Strong analytical thinking and problem-solving skills to debug complex issues.
  • Familiarity with AI tools such as Claude, Copilot, Codex, etc.

Join us in driving innovation and shaping the future of data center technologies. Together, we can make a lasting impact on the world of computing.

Job Type:

College Grad

Shift:

Shift 1 (United States of America)

Primary Location:

US, California, Santa Clara

Additional Locations:

US, Massachusetts, Beaver Brook

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $105,650.00-149,150.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,966,542 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Santa Clara
$110k – $205k per year • In office • Secret • 3+ years exp • Bachelor's Degree • Littleton
Chips/EDA
Mentor Xpedition
Apply
$85k – $119k per year • In office • Full-Time • 2+ years exp • Bachelor's Degree • La Crosse
MATLAB
MATLAB
Simulink
Simscape
Apply
$90k – $105k per year • Equity • In office • 1+ year exp • Bachelor's Degree • San Jose
AI/ML
Hadoop
DevOps
HPC
Apply
≈ $98k – $190k per year (Estimated) • Equity • In office • 2+ years exp • Bachelor's Degree • San Diego
Verilog
SystemVerilog
QA
Rest-Assured
Apply
$101k – $152k per year • Equity • In office • 2+ years exp • Bachelor's Degree • San Diego
Python
Verilog
C++
SystemVerilog
VHDL
Perl
Chips/EDA
UVM
Formal Verification
QA
Rest-Assured
Apply
≈ $162k – $315k per year (Estimated) • In office • 3+ years exp • Santa Clara
Apply
≈ $180k – $408k per year (Estimated) • In office • Santa Clara
Python
Verilog
C++
SystemVerilog
Perl
Apply
≈ $180k – $408k per year (Estimated) • In office • 10+ years exp • Santa Clara
Python
Verilog
C++
VHDL
Perl
Apply
≈ $180k – $408k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Santa Clara
Apply
$58k per year • In office • 1+ year exp • High School Diploma • Santa Clara
Apply
See all jobs
This is one of many
1,966,542 more open roles from verified company boards, updated every day.