1,825,096open jobs
104,883companies
274,153added this week
Browse all
Salary
≈ $27k – $61k per year (Estimated)
Location
In office (Sanchong)
Seniority
Staff · 8+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 18, 2026. First seen by Alion on Oct 16, 2026. Jabil scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Jabil is an American manufacturing solutions company founded in 1966 and headquartered in St. Petersburg, Florida, and one of the largest electronics manufacturing services providers in the world. It designs, prototypes, assembles and ships products on behalf of original equipment manufacturers across cloud infrastructure, healthcare, automotive, capital equipment, packaging and consumer electronics, operating roughly a hundred plants in some thirty countries. Listed on the New York Stock Exchange, it increasingly positions itself as an engineering and supply chain partner rather than a contract assembler, taking on design, regulatory work and aftermarket services alongside production.
At Jabil (NYSE: JBL), we are proud to be a trusted partner for the world's top brands, offering comprehensive engineering, supply chain, and manufacturing solutions. With 60 years of experience across industries and a vast network of over 100 sites worldwide, Jabil combines global reach with local expertise to deliver both scalable and customized solutions. Our commitment extends beyond business success as we strive to build sustainable processes that minimize environmental impact and foster vibrant and diverse communities around the globe.

JOB SUMMARY

This role is responsible for leading a CPLD/FPGA Engineering team that designs and builds innovative Server & Storage products with a world-class team. Provide strategic as well as tactical contributions to the conceptual and detailed CPLD/FPGA design across a variety of Server & Storage products, and provide leadership to the design team as well as other cross-functional disciplines. Be considered as an expert in CPLD/FPGA design with a proven track record of success in team leadership and motivation, program management, and overall project ownership. Demonstrate a detailed understanding of the significance of time to market, risk mitigation, contingency plans, and return on investment.

ESSENTIAL DUTIES AND RESPONSIBILITIES

  • Lead a CPLD/FPGA Engineering team for Server & Storage product development.
  • Define CPLD/FPGA design strategy, architecture, and roadmap aligned with product requirements.
  • Work closely with Hardware, BIOS, BMC, and Firmware teams for CPLD/FPGA design, validation, and maintenance.
  • Drive the implementation of new technologies and design concepts in CPLD/FPGA.
  • Establish and enforce RTL coding standards, design review processes, and best practices across the team.
  • Own test plan development, design specifications, and issue tracking for CPLD/FPGA deliverables.
  • Mentor and develop junior and senior engineers within the team.

JOB QUALIFICATIONS

TECHNICAL KNOWLEDGE & SKILLS

  • 8+ years of working experience in server CPLD/FPGA development.
  • Expert-level proficiency in CPLD/FPGA design and Verilog/VHDL coding.
  • Strong experience in I2C, SPI, UART, and SGPIO protocols.
  • Extensive experience in RTL coding, simulation, and verification.
  • Solid knowledge of CPLD/FPGA development practices, including RTL coding standards, Git version control, and test bench development.
  • Thorough understanding of server/storage product architecture and development lifecycle.

NON-TECHNICAL KNOWLEDGE & SKILLS

  • Proven ability to lead, motivate, and develop engineering teams.
  • Strong organizational and prioritization skills.
  • Ability to construct and execute plans within given timeframes.
  • Strong analytical skills with the ability to identify problems, trends, and develop solutions.
  • Decision-making that reflects the goals and philosophy of the organization.

EDUCATION & EXPERIENCE REQUIREMENTS

  • Bachelor's or Master's Degree in Electrical Engineering, or equivalent work experience.
  • Minimum 8 years of experience in CPLD/FPGA development in the server/storage industry.
  • Experience with 1st-tier branding customers on server/storage systems development (i.e., ODM/OEM) and team leadership is highly preferred.

Domestic and international travel is required (within 1 month).

BE AWARE OF FRAUD: When applying for a job at Jabil you will be contacted via correspondence through our official job portal with a jabil.com e-mail address; direct phone call from a member of the Jabil team; or direct e-mail with a jabil.com e-mail address. Jabil does not request payments for interviews or at any other point during the hiring process. Jabil will not ask for your personal identifying information such as a social security number, birth certificate, financial institution, driver’s license number or passport information over the phone or via e-mail. If you believe you are a victim of identity theft, contact your local police department. Any scam job listings should be reported to whatever website it was posted in.

Jabil, including its subsidiaries, is an equal opportunity employer and considers qualified applicants for employment without regard to race, color, religion, national origin, sex, sexual orientation, gender identity, age, disability, genetic information, veteran status, or any other characteristic protected by law.

Accessibility Accommodation

If you are a qualified individual with a disability, you have the right to request a reasonable accommodation if you are unable or limited in your ability to use or access Jabil.com/Careers site as a result of your disability. You can request a reasonable accommodation by sending an e-mail to [email protected] with the nature of your request and contact information. Please do not direct any other general employment related questions to this e-mail. Please note that only those inquiries concerning a request for reasonable accommodation will be responded to.#whereyoubelong
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,825,096 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Sanchong
≈ $14k – $33k per year (Estimated) • In office • Taiwan
Apply
≈ $14k – $33k per year (Estimated) • In office • Taiwan
Apply
電路佈局工程師 7 hours ago
≈ $14k – $33k per year (Estimated) • In office • Taiwan
Apply
電源韌體工程師 7 hours ago
≈ $14k – $33k per year (Estimated) • In office • Taiwan
Apply
電子工程師 7 hours ago
≈ $13k – $31k per year (Estimated) • In office • New Taipei
Apply
Data Engineer 2 days ago
≈ $27k – $74k per year (Estimated) • Hybrid • Full-Time • 3+ years exp • Bachelor's Degree • Lisbon
Python
SQL
Python
pySpark
Databases
Databricks
Delta Lake
AI/ML
Spark
DevOps
Azure DevOps
Azure
Git
Analytics
ETL/ELT
Azure Data Factory
Apply
≈ $35k – $90k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Lisbon
Python
SQL
Python
pySpark
Databases
Databricks
Delta Lake
AI/ML
Spark
DevOps
Azure DevOps
Azure
CI/CD
Git
FinOps
Analytics
ETL/ELT
Azure Data Factory
Apply
$170k – $200k per year • In office • Full-Time • Burlington • Cary
AI/ML
AI Agents
LLM Guardrails
DevOps
CI/CD
Git
Apply
≈ $100k – $190k per year (Estimated) • In office • Full-Time • PhD • Madison
Python
DevOps
Git
Linux
Apply
≈ $105k – $199k per year (Estimated) • In office • Full-Time • PhD • Chicago
Python
DevOps
Git
Linux
Apply
≈ $21k – $49k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Sanchong
C
C++
MATLAB
C
Embedded C
MATLAB
Simulink
DevOps
TCP/IP
Chips/EDA
JTAG Debuggers
Apply
≈ $13k – $32k per year (Estimated) • In office • Full-Time • Sanchong
DevOps
Windows
Apply
Sr. CPLD Engineer 3 days ago
≈ $22k – $51k per year (Estimated) • In office • Full-Time • 5+ years exp • Sanchong
Verilog
SystemVerilog
VHDL
DevOps
Git
Chips/EDA
UVM
Apply
≈ $21k – $48k per year (Estimated) • In office • Full-Time • Sanchong
Apply
≈ $22k – $51k per year (Estimated) • In office • Full-Time • 3+ years exp • Sanchong
Verilog
SystemVerilog
VHDL
DevOps
Git
Chips/EDA
UVM
Apply
≈ $21k – $49k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Sanchong
C
C++
MATLAB
C
Embedded C
MATLAB
Simulink
DevOps
TCP/IP
Chips/EDA
JTAG Debuggers
Apply
≈ $13k – $32k per year (Estimated) • In office • Full-Time • Sanchong
DevOps
Windows
Apply
Sr. CPLD Engineer 3 days ago
≈ $22k – $51k per year (Estimated) • In office • Full-Time • 5+ years exp • Sanchong
Verilog
SystemVerilog
VHDL
DevOps
Git
Chips/EDA
UVM
Apply
≈ $21k – $48k per year (Estimated) • In office • Full-Time • Sanchong
Apply
≈ $22k – $51k per year (Estimated) • In office • Full-Time • 3+ years exp • Sanchong
Verilog
SystemVerilog
VHDL
DevOps
Git
Chips/EDA
UVM
Apply
See all jobs
This is one of many
1,825,096 more open roles from verified company boards, updated every day.