1,463,766open jobs
89,094companies
225,513added this week
Browse all
Salary
≈ $66k – $165k per year (Estimated)
Location
In office (Saint-Sulpice)
Employment
Full-Time

First seen by Alion on Oct 1, 2026.

Overview
Company
Impact
Profile match
Revolutionary Copper MIMO technology eliminates costly HBM chips. 10X lower cost, 3X lower power, 8X more scale for next-gen AI systems and connectivity.

CDI à 100% de suite ou à convenir.

Postulation uniquement en ligne - merci de mentionner sous source (ORP)

Challenges are our drive, innovation our calling. We at Kandou are a team of passionate accomplished professionals making a mark in the semiconductor industry. We're an innovative leader in high-speed and energy efficient chip-chip link solutions critical to the evolution of the electronics industry, continuously developing to meet the demands of not just the customers of today, but of tomorrow too. If you love to be part of a high-tech scale-up and are motivated by pushing your limits and challenging the status quo, we have an opportunity for you.

Key Responsibilities:

Hierarchical MBIST and scan insertion, BSD implementation

ATPG pattern generation, coverage analysis, converging to high coverage metrics

Pattern simulations with timing

Defining test mode timing constraints, analyzing the timing reports and converge timing

Developing cycle accurate functional patterns using IJTAG methodology

Closely working with the test and production engineering teams to debug and bring up devices at probe and final test

Debugging silicon issues

Skills:

Excellent communication skills, and strong team player with can do type of attitude

Excellent debugging skills

Good scripting skills to develop automation

Qualifications:

5+ years of DFT experience including implementation, test pattern development, and simulation

Proven experience in contributing to DFT solution to complex designs

Experience working with IJTAG methodologies

Experience with hierarchical MBIST insertion, hierarchical scan insertion and scan compression methodologies

Experience in ATPG pattern generation for different kinds of fault models, fault coverage analysis and converging to high coverage metrics

Good debug capabilities in simulating patterns with timing

Experience with industry standard EDA tools for DFT, timing, and simulation

Knowledge of System Verilog

Education:

Bachelor of Engineering in Electronics and Electrical Engineering, Computer Engineering (equivalent or higher)

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,463,766 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
Saint-Sulpice
Mechanical Engineer 1 14 days ago
$58k – $73k per year • Hybrid • Bachelor's Degree • Cranberry Township
MATLAB
Apply
$85k – $107k per year • Hybrid • 5+ years exp • Bachelor's Degree • Cranberry Township
MATLAB
Apply
Mechanical Engineer 2 days ago
$58k – $73k per year • Hybrid • Confidential • Bachelor's Degree • Cranberry Township
Apply
≈ $79k – $150k per year (Estimated) • In office • Full-Time • 5+ years exp • High School Diploma • Benton
Apply
≈ $76k – $146k per year (Estimated) • Hybrid • 7+ years exp • Vienna
DevOps
CI/CD
Incident Management
SLI/SLO/SLA
Management
ServiceNow
Agile
ITIL
ITSM
Apply
≈ $73k – $181k per year (Estimated) • In office • Full-Time • Saint-Sulpice
Python
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Cadence Genus
Apply
≈ $69k – $173k per year (Estimated) • In office • Full-Time • Saint-Sulpice
Python
C++
MATLAB
AI/ML
NumPy
Apply
≈ $83k – $188k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Master's Degree • Saint-Sulpice
Python
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Cadence Genus
Apply
≈ $63k – $107k per year (Estimated) • In office • Full-Time • Saint-Sulpice
Python
Apply
≈ $76k – $172k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Master's Degree • Saint-Sulpice
Python
Apply
See all jobs
This is one of many
1,463,766 more open roles from verified company boards, updated every day.