{"id":2256149,"url":"https://alion.io/job/keysight-senior-rd-engineer-ai-driven-layout-synthesis-pcells-design-optimization","title":"Senior R&D Engineer – AI-Driven Layout Synthesis, PCells & Design Optimization","company":{"id":53596,"name":"Keysight","domain":"keysight.com","url":"https://alion.io/company/keysight","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Jibe","truth_index":{"grade":"A","score":90,"open_postings":111,"ghost_share":0,"stale_share":0.414,"repost_share":0,"time_to_fill_p50_days":57,"computed_at":"2026-10-15T05:46:00Z"}},"role":"AI/ML","role_family":"AI/ML","seniority":"senior","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Calabasas, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":{"min":129450,"max":215740,"currency":"USD","period":"year","gross":null,"usd_annual":215740},"salary_estimate":null,"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":true,"technologies":[{"name":"C++","optional":false},{"name":"Machine Learning","optional":false},{"name":"Python","optional":false},{"name":"Reinforcement Learning","optional":false},{"name":"Agile","optional":true},{"name":"Cadence Virtuoso","optional":true},{"name":"PyTorch","optional":true},{"name":"PyTorch C++","optional":true},{"name":"Scikit-learn","optional":true},{"name":"TensorFlow","optional":true},{"name":"TensorFlow C++","optional":true}],"status":"closed","first_seen_at":"2026-09-25T22:14:00Z","employer_posted_date":"2026-10-11","last_verified_at":"2026-10-15T18:14:28Z","board_verified":false,"closed_at":"2026-10-15T18:14:28Z","days_open":19,"trust":{"level":"not_scored","repost_count":null,"flags":[],"days_open":19},"description":"OverviewKeysight is at the forefront of technology innovation, delivering breakthroughs and trusted insights in electronic design, simulation, prototyping, test, manufacturing, and optimization. Our ~15,000 employees create world-class solutions in communications, 5G, automotive, energy, quantum, aerospace, defense, and semiconductor markets for customers in over 100 countries. Learn more about what we do.\nOur award-winning culture embraces a bold vision of where technology can take us and a passion for tackling challenging problems with industry-first solutions. We believe that when people feel a sense of belonging, they can be more creative, innovative, and thrive at all points in their careers.\nWe are seeking a highly skilled R&D Engineer to develop next-generation layout automation technologies for RFIC, analog, and microwave design applications. This role combines deep expertise in parameterized cell (PCell) development, RFIC layout generation, circuit simulation, design optimization, and machine learning to accelerate semiconductor design productivity. The successful candidate will contribute to intelligent design automation workflows spanning layout synthesis, simulation-driven optimization, surrogate modeling, and AI-assisted design generation.\nResponsibilities\nDevelop advanced PCells, Python-based cells, and automated layout generation capabilities for RFIC, microwave, and analog components.\nDesign and implement layout automation solutions including geometry generation, placement, routing, symmetry enforcement, design-rule-aware synthesis, and EM-aware design flows.\nIntegrate layout automation with circuit and EM simulation environments to enable automated design optimization, parameter exploration, and design-space analysis.\nDevelop intelligent optimization frameworks leveraging machine learning, surrogate modeling, Bayesian optimization, and reinforcement learning techniques to accelerate design convergence.\nBuild scalable software solutions in Python and C++ that support next-generation AI-assisted semiconductor design workflows.\nCollaborate with RFIC designers, modeling experts, and software engineers to deliver production-quality EDA capabilities that improve design productivity and product performance.\nQualifications\nMS or PhD in Electrical Engineering, Computer Engineering, Computer Science, EDA/CAD, or related discipline.\nStrong hands-on experience in RFIC, analog, microwave, or mixed-signal design.\nDeep expertise in layout automation, parameterized layout generation, and PCell development.\nStrong understanding of semiconductor layout methodologies, design rules, physical verification, and EM-aware design practices.\nExperience developing software using Python and/or C++.\nStrong understanding of computational geometry, algorithms, and software architecture.\nExperience with circuit simulation, optimization workflows, and semiconductor design automation tools.\nProven problem-solving and analytical skills with the ability to translate complex engineering workflows into scalable automation solutions.\nPreferred Qualifications\nExperience with RFIC passive and active component design including inductors, transformers, transmission lines, filters, matching networks, mixers, and power amplifiers.\nExperience with machine learning frameworks such as PyTorch, TensorFlow, or scikit-learn.\nKnowledge of surrogate modeling, design-space exploration, Bayesian optimization, and reinforcement learning.\nFamiliarity with ADS, Cadence Virtuoso, EM simulation tools, or related EDA platforms.\nExperience building AI-assisted engineering applications and intelligent automation workflows.\nExperience working in Agile software development environments.\nThe level of role will be based on applicable experience, education and skills; Most offers will be between the minimum and the midpoint of the Salary Range listed below.\nCA pay range: MIN $129,450- MAX $215,740\nNote: For other locations, pay ranges will vary by region\nThis role is eligible for our Keysight Results Bonus Program\nUS Employees may be eligible for the following benefits:\nMedical, dental and vision\nHealth Savings Account\nHealth Care and Dependent Care Flexible Spending Accounts\nLife, Accident, Disability insurance\nBusiness Travel Accident and Business Travel Health\n401(k) Plan\nFlexible Time Off, Paid Holidays\nPaid Family Leave\nDiscounts, Perks\nTuition Reimbursement\nAdoption Assistance\nESPP (Employee Stock Purchase Plan)\nRestricted Stock Units\nCareers Privacy Statement\nKeysight is an Equal Opportunity Employer\nKeysight Technologies Inc. is an equal opportunity employer. Qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, protected veteran status, disability or any other protected categories under all applicable laws.\nDevelop advanced PCells, Python-based cells, and automated layout generation capabilities for RFIC, microwave, and analog components.\nDesign and implement layout automation solutions including geometry generation, placement, routing, symmetry enforcement, design-rule-aware synthesis, and EM-aware design flows.\nIntegrate layout automation with circuit and EM simulation environments to enable automated design optimization, parameter exploration, and design-space analysis.\nDevelop intelligent optimization frameworks leveraging machine learning, surrogate modeling, Bayesian optimization, and reinforcement learning techniques to accelerate design convergence.\nBuild scalable software solutions in Python and C++ that support next-generation AI-assisted semiconductor design workflows.\nCollaborate with RFIC designers, modeling experts, and software engineers to deliver production-quality EDA capabilities that improve design productivity and product performance.\nMS or PhD in Electrical Engineering, Computer Engineering, Computer Science, EDA/CAD, or related discipline.\nStrong hands-on experience in RFIC, analog, microwave, or mixed-signal design.\nDeep expertise in layout automation, parameterized layout generation, and PCell development.\nStrong understanding of semiconductor layout methodologies, design rules, physical verification, and EM-aware design practices.\nExperience developing software using Python and/or C++.\nStrong understanding of computational geometry, algorithms, and software architecture.\nExperience with circuit simulation, optimization workflows, and semiconductor design automation tools.\nProven problem-solving and analytical skills with the ability to translate complex engineering workflows into scalable automation solutions.\nPreferred Qualifications\nExperience with RFIC passive and active component design including inductors, transformers, transmission lines, filters, matching networks, mixers, and power amplifiers.\nExperience with machine learning frameworks such as PyTorch, TensorFlow, or scikit-learn.\nKnowledge of surrogate modeling, design-space exploration, Bayesian optimization, and reinforcement learning.\nFamiliarity with ADS, Cadence Virtuoso, EM simulation tools, or related EDA platforms.\nExperience building AI-assisted engineering applications and intelligent automation workflows.\nExperience working in Agile software development environments.\nThe level of role will be based on applicable experience, education and skills; Most offers will be between the minimum and the midpoint of the Salary Range listed below.\nCA pay range: MIN $129,450- MAX $215,740\nNote: For other locations, pay ranges will vary by region\nThis role is eligible for our Keysight Results Bonus Program\nUS Employees may be eligible for the following benefits:\nMedical, dental and vision\nHealth Savings Account\nHealth Care and Dependent Care Flexible Spending Accounts\nLife, Accident, Disability insurance\nBusiness Travel Accident and Business Travel Health\n401(k) Plan\nFlexible Time Off, Paid Holidays\nPaid Family Leave\nDiscounts, Perks\nTuition Reimbursement\nAdoption Assistance\nESPP (Employee Stock Purchase Plan)\nRestricted Stock Units\nCareers Privacy Statement\nKeysight is an Equal Opportunity Employer\nKeysight Technologies Inc. is an equal opportunity employer. Qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, protected veteran status, disability or any other protected categories under all applicable laws.","description_format":"text","description_chars":8422,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"master","optional":false},"security_clearance":false,"languages":[]},"benefits":["Flexible time off","Parental leave","Restricted stock units"],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Simulation & Digital Twin Software","Custom Software Development"],"lifecycle":[{"event":"open","at":"2026-10-11T03:56:46Z"},{"event":"close","at":"2026-10-15T18:14:28Z"}],"visa":[],"liveness":null,"pay":{"stated_usd_annual":215740,"is_top_pay":true},"html_url":"https://alion.io/job/keysight-senior-rd-engineer-ai-driven-layout-synthesis-pcells-design-optimization","json_url":"https://alion.io/job/keysight-senior-rd-engineer-ai-driven-layout-synthesis-pcells-design-optimization.json","meta":{"generated_at":"2026-10-15T22:28:48Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":34116,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-16T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":53596},"rest":"https://alion.io/mcp/rest/get_company?id=53596"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fkeysight-senior-rd-engineer-ai-driven-layout-synthesis-pcells-design-optimization"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fkeysight-senior-rd-engineer-ai-driven-layout-synthesis-pcells-design-optimization"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fkeysight-senior-rd-engineer-ai-driven-layout-synthesis-pcells-design-optimization"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/keysight-senior-rd-engineer-ai-driven-layout-synthesis-pcells-design-optimization\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fkeysight-senior-rd-engineer-ai-driven-layout-synthesis-pcells-design-optimization"}]}