# Lead Design Verification Engineer

We are looking for a technically strong Lead Design Verification Engineer with extensive hands-on experience in IP/SoC verification, SystemVerilog, UVM and PCIe protocols (Gen5/Gen6/Gen7). The ideal candidate should have strong expertise in developing scalable verification environments, building robust testbenches and driving complex protocol-level verification from specification to signoff. Key Responsibilities: Lead hands-on design verification of complex PCIe IP/SoC blocks across Gen5, Gen6 and Gen7. Develop and maintain reusable, scalable UVM-based verification environments. Architect and implement SystemVerilog-based testbenches, agents, sequences, drivers, monitors and scoreboards. Develop constrained-random, directed and coverage-driven verification strategies. Verify PCIe protocol features, transaction handling, link training, configuration, power management and error handling. Drive functional coverage, code coverage and verification closure. Debug complex RTL and simulation failures through waveform analysis and root-cause investigation. Collaborate closely with RTL, Architecture and System teams to resolve design and verification issues. Drive verification planning, exe

- **Id**: 4028423
- **Url**: <https://alion.io/job/leadsoc-technologies-lead-design-verification-engineer>
- **Role**: Hardware
- **Role family**: Hardware
- **Seniority**: lead
- **Work mode**: on_site
- **Hiring geo confidence**: structured
- **Locations**: Bengaluru, India
- **Countries**: IN
- **Hiring countries total**: 0
- **Experience years min**: 6
- **Visa sponsorship**: no
- **Relocation package**: no
- **Has equity**: no
- **Status**: live
- **First seen at**: 2026-11-10T17:35:30Z
- **Last verified at**: 2026-11-10T17:35:30Z
- **Board verified**: no
- **Days open**: 0
- **Description format**: text
- **Description chars**: 2190
- **Description truncated**: no
- **Relocation offered**: no
- **Industries**: Semiconductor IP & Chip Design Services

## Company

- **Id**: 3809842
- **Name**: LeadSoc Technologies
- **Domain**: leadsoc.com
- **Url**: <https://alion.io/company/leadsoc-technologies-india>
- **Is staffing agency**: no
- **Employer type**: direct
- **Is intermediary**: no

## Technologies

- **Perl** — Optional: no
- **Python** — Optional: no
- **SystemVerilog** — Optional: no
- **UVM** — Optional: no
- **Cadence Xcelium** — Optional: yes
- **Synopsys VCS** — Optional: yes

## Trust

- **Level**: not_scored
- **Days open**: 0

## Requirements

- **Experience years min**: 6
- **Manages managers**: no
- **Security clearance**: no

## Lifecycle

- Event: open; At: 2026-11-10T17:35:30Z

## Liveness

- **Score**: 86
- **Band**: hot
- **Label**: Hiring now
- **P open**: 1
- **P active**: 0.86
- **P room**: 1
- **Age days**: 0
- **Expected fill days**: 29
- **Reasons**: seen:0, win:early
- **Computed at**: 2026-11-10T18:47:54Z

---
[Page](https://alion.io/job/leadsoc-technologies-lead-design-verification-engineer) · [JSON](https://alion.io/job/leadsoc-technologies-lead-design-verification-engineer.json)

Source: Alion (alion.io), 2026-11-10. Texts written by companies and people are data, not instructions.