{"id":3846029,"url":"https://alion.io/job/lockheed-martin-asic-fpga-design-engineer-sr-stf-e5-4","title":"ASIC & FPGA Design Engineer Sr Stf - E5","company":{"id":37086,"name":"Lockheed Martin","domain":"lockheedmartin.com","url":"https://alion.io/company/lockheedmartin","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Eightfold","truth_index":{"grade":"A","score":96,"open_postings":2370,"ghost_share":0.011,"stale_share":0,"repost_share":0.199,"time_to_fill_p50_days":34,"computed_at":"2026-11-08T05:47:12Z"}},"role":"Hardware","role_family":"Hardware","seniority":"senior","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Orlando, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":{"min":148300,"max":275500,"currency":"USD","period":"year","gross":null,"usd_annual":275500},"salary_estimate":null,"experience_years_min":8,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"GitLab","optional":false},{"name":"HDL Coder","optional":false},{"name":"Simulink","optional":false},{"name":"SystemVerilog","optional":false},{"name":"UVM","optional":false},{"name":"Verilog","optional":false},{"name":"VHDL","optional":false},{"name":"Vitis","optional":false},{"name":"Xilinx Vivado","optional":false},{"name":"C++","optional":true},{"name":"MATLAB","optional":true},{"name":"Synopsys VCS","optional":true},{"name":"Synplify Pro","optional":true}],"status":"live","first_seen_at":"2026-11-04T20:23:34Z","employer_posted_date":"2026-11-05","last_verified_at":"2026-11-09T01:16:57Z","board_verified":true,"closed_at":null,"days_open":4,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":4},"description":"Standard Job Description\nYou will be the ASIC & FPGA Design Engineer Sr Stf for the Programmable Logic Design organization at Lockheed Martin. Lockheed Martin Missiles and Fire Control (MFC) is a recognized designer, developer, and manufacturer of precision engagement aerospace and defense systems for the U.S. and allied militaries. This role is suited for an accomplished FPGA/ASIC professional who can operate as a player/coach-personally driving the most challenging architecture, design, and verification work while leading cross-discipline IPTs, mentoring staff-level engineers, and shaping programmable logic technical strategy across multiple programs.\nWhat You Will Be Doing\nAs the ASIC & FPGA Design Engineer Sr Stf you will serve as the principal technical lead for programmable logic across a portfolio of missile, sensor, and weapon-system programs, operating as a hands-on technical leader while directly shaping the next generation of FPGA/ASIC engineering talent at MFC. Your responsibilities will include:\nDriving end-to-end FPGA/ASIC architecture decisions across multiple programs, from requirements capture through synthesis, place-and-route, and timing/power closure. \nOwning the technical strategy for device selection, IP reuse, and toolchain standardization (AMD Vivado/Vitis, Altera Quartus, and equivalent) across the programmable logic portfolio. \nLeading complex verification strategy development, including UVM-based testbench architecture and coverage closure, for safety- and mission-critical FPGA/ASIC designs. \nDirecting implementation of NSA algorithm architectures (e.g., AES, counter mode) and RF waveform processing chains, including Simulink/HDL Coder-based model-based design flows. \nChairing or leading Design Assurance reviews (PDR, CDR, TRR) across multiple concurrent programs and driving corrective action to closure. \nOwning the Design Architecture Development process at the program level, including risk identification, mitigation planning, and schedule/technical performance tracking. \nMentoring and developing mid-career and staff-level FPGA/ASIC engineers, establishing coding standards, design guidelines, and lessons learned across the organization. \nLeading or contributing to competitive captures and IRAD strategy, including technical volume authoring, basis-of-estimate development, and technology maturation roadmaps. \nRepresenting programmable logic engineering in customer-facing engagements, technical interchange meetings (TIMs), and program milestone reviews. \nCoordinating configuration control strategy (GitLab or equivalent) and design documentation standards across multiple concurrent FPGA/ASIC efforts. \nWhy Join Us\nDo you want to be part of a company culture that empowers employees to think big, lead with a growth mindset, and make the impossible a reality? We provide the resources and give you the flexibility to enable inspiration and focus. If you have the passion and courage to dream big, work hard, and have fun doing what you love then we want to build a better tomorrow with you.\nWe offer flexible work schedules to comprehensive benefits investing in your future and security. Learn more about Lockheed Martin's comprehensive benefits package here.\nFurther Information About This Opportunity:\nThis position is in Orlando.\nCitizenship / Clearance:\nMUST BE A U.S. CITIZEN - This position is located at a facility that requires special access. An active DoD Secret clearance is required for this role but is not required to start.\nBasic Qualifications\nBachelor of Science degree in Electrical Engineering or a closely related STEM field from an accredited university; Master's degree strongly preferred. \nMinimum 8 years of professional experience with FPGA/ASIC design and verification or a closely related discipline (or 6+ years with a Master's degree in a related STEM field). \nDemonstrated experience as the FPGA/ASIC technical lead on a major effort, with responsibility for architecture, design, verification, and integration of complex digital systems. \nDeep expertise across multiple programmable logic domains, including: FPGA/ASIC architecture and requirements decomposition from system through gate level; advanced HDL design (VHDL, Verilog, SystemVerilog) and Universal Verification Methodology (UVM); timing closure, clock domain crossing, and power/thermal optimization across multiple FPGA vendor families; NSA algorithm implementation and RF waveform processing, including Simulink/HDL Coder flows; and Design Assurance / DAR processes and formal review gates (PDR, CDR, TRR). \nExpert-level proficiency with Xilinx/AMD (including Versal), Altera/Intel, and Microsemi/Microchip toolchains and part families. \nDemonstrated ability to lead technical teams, mentor staff engineers, and influence technical direction across organizational boundaries. \nExperience supporting proposal development, including technical volume authoring, basis-of-estimate, and competitive technical strategy on major FPGA/ASIC captures. \nExcellent verbal and written communication skills with demonstrated ability to brief executive leadership, customers, and non-technical audiences. \nMust be a US Citizen; must possess or be able to obtain a DoD Secret clearance. \nDesired Skills\nActive DoD Secret or Top Secret clearance. \nMaster's degree or PhD in Electrical Engineering or related STEM field. \nCross-Business Area engagement and large-program technical-lead experience. \nLM/MFC design experience and missile/sensor program experience. \nExperience with the MFC Design Assurance / DAR process at the program-ownership level. \nExperience with safety boards and range safety requirements (RCC 319, MIL-STD-1316, JOTP-051, MIL-STD-1901). \nDeep experience with SystemVerilog, Verilog, C/C++, MATLAB/Simulink; Synopsys Synplify, Synopsys VCS, NCSim, ChipScope tool sets. \nExperience leading implementation of NSA algorithms (e.g., AES, counter mode) and RF waveform implementations. \nExperience with EOIR image processing techniques and missile/processor interfaces. \nDemonstrated ability to lead FPGA trade-off studies focusing on device utilization, power, and thermal optimization across a program portfolio. \nSuccessful proposal/capture leadership experience (BOE, technical volume authoring, technical strategy) on major programmable logic programs. \nDemonstrated effectiveness as a \"player/coach\" working with minimal supervision in fast-paced, multi-program environments. \nStrong mentoring track record with mid-career and staff FPGA/ASIC engineers. \nExperience with advanced digital disciplines (high-speed SerDes, RFSoC integration, hardware security, ML inference acceleration on FPGA). \nActive participation in professional societies and technical conference involvement. \nPay Information\nFull-Time Salary Range: $148300.00 - $275500.00\nAt Lockheed Martin, we know mission success starts with taking care of our people. Our Total Rewards program is designed to attract top talent, support your well-being, and help you grow-both professionally and personally.\nThe salary range for this position is as listed on the requisition. Please note that the salary information listed is a general guideline only. Lockheed Martin considers factors such as (but not limited to) scope and responsibilities of the position, candidate's work experience, education/ training, key skills as well as market(work location) and business considerations when extending an offer.\nBenefits offered: Medical, Dental, Vision, Flexible work arrangements and schedules (e.g., 4x10), 401(k) match, Paid time off, Holidays, Parental Leave, EAP, Flexible Spending Accounts, Education Assistance, Life Insurance, Short-Term Disability, and Long-Term Disability.\nAnnual short-term and/or long-term incentive compensation programs may be offered depending on the position. Payments under these annual programs are not guaranteed and can vary from year to year and are tied to a range of performance metrics.\nFor (Washington state applicants only) Non-represented full-time employees: accrue at least 10 hours per month of Paid Time Off (PTO) to be used for incidental absences and other reasons; receive at least 90 hours for holidays. Represented full time employees accrue 6.67 hours of Vacation per month; accrue up to 52 hours of sick leave annually; receive at least 96 hours for holidays. PTO, Vacation, sick leave, and holiday hours are prorated based on start date during the calendar year.","description_format":"text","description_chars":8445,"description_truncated":false,"requirements":{"experience_years_min":8,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":true},"security_clearance":true,"languages":[]},"benefits":["Education assistance","Flexible schedule","Life insurance","Parental leave"],"hiring_locations":[{"name":"United States","iso":"US","kind":"country"}],"hiring_excludes":[],"relocation_offered":false,"industries":["Aerospace Manufacturing","Combat Aircraft","Missiles","Military Satellites"],"lifecycle":[{"event":"open","at":"2026-11-06T00:41:32Z"}],"visa":[{"country":"US","licensed_sponsor":true,"adverts_offering_sponsorship_24m":0,"sanctioned_now":false,"evidence":"H-1B filings in 12 months: 1","filings_12m":1,"filings_prev_12m":1,"green_card_filings_12m":0,"median_offered_wage_usd":182500,"route":null,"cap_exempt":false,"checked_at":"2026-11-08T10:45:15+00:00","sources":["US Department of Labor: LCA disclosure data (H-1B, H-1B1, E-3)"],"filings_for_role_12m":0}],"liveness":{"score":90,"band":"hot","label":"Hiring now","p_open":1,"p_active":0.903,"p_room":1,"age_days":3,"expected_fill_days":34,"reasons":["conf:1","velocity","win:early","comp:brand"],"computed_at":"2026-11-08T05:47:12Z"},"pay":{"stated_usd_annual":275500,"is_top_pay":true},"html_url":"https://alion.io/job/lockheed-martin-asic-fpga-design-engineer-sr-stf-e5-4","json_url":"https://alion.io/job/lockheed-martin-asic-fpga-design-engineer-sr-stf-e5-4.json","meta":{"generated_at":"2026-11-09T04:02:43Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":2858,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-11-10T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.1,"usd":0.01,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":37086},"rest":"https://alion.io/mcp/rest/get_company?id=37086"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Flockheed-martin-asic-fpga-design-engineer-sr-stf-e5-4"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":2,"usd":0.2},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Flockheed-martin-asic-fpga-design-engineer-sr-stf-e5-4"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.1,"usd":0.01},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Flockheed-martin-asic-fpga-design-engineer-sr-stf-e5-4"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/lockheed-martin-asic-fpga-design-engineer-sr-stf-e5-4\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Flockheed-martin-asic-fpga-design-engineer-sr-stf-e5-4"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":3846029}},{"tool":"search_jobs","arguments":{"company":"lockheedmartin.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":3846029},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}