{"id":1185588,"url":"https://alion.io/job/mediatek-analogmixed-signal-design-verification-engineerlead","title":"Analog/Mixed-Signal Design Verification Engineer/Lead","company":{"id":62191,"name":"MediaTek","domain":"mediatek.com","url":"https://alion.io/company/mediatek","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Career site","truth_index":{"grade":"A","score":86,"open_postings":360,"ghost_share":0.15,"stale_share":0,"repost_share":0,"time_to_fill_p50_days":118,"computed_at":"2026-10-17T05:46:00Z"}},"role":"Hardware","role_family":"Hardware","seniority":"lead","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Hefei, China"],"countries":["CN"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":47000,"max_usd":107000,"period":"year","method":"global_role_cell_scaled_by_country","sample_n":696},"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"UVM","optional":false}],"status":"live","first_seen_at":"2026-01-26T16:00:00Z","employer_posted_date":"2026-09-24","last_verified_at":"2026-10-19T04:55:10Z","board_verified":true,"closed_at":null,"days_open":265,"trust":{"level":"ok","repost_count":0,"flags":["company_stale"],"days_open":265},"description":"• Work in AMS IP Design Verification, in UVM-based verification environment.Work in DV process from specification to test plan, to configurable test bench, drivers and checkers development, to test suite building to meet functional and code coverage goals\nAct as Technical Lead of a Design Verification group/team by providing technical guidance, planning schedule and resource to meet requirement for project deliverables, fostering methodology advancement, and so on.\nApply wide range of Digital and/or AMS DV skills to help and support AMS IP or Chip DV Teams to establish or enhance new or existing DV capabilities, including but not limited to developing scalable and portable Test bench, test cases, drivers, checkers, assertions and reference models, and running RTL and Gate Level simulations and reaching all coverage closures.\nCommunicate and collaborate with global architecture, design, verification, and post-Silicon testing teams to address new needs or requirement on DV Support.\nContribute to continuous improving on AMS DV process for better quality and efficiency through methodology and process improvements.","description_format":"text","description_chars":1127,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","RF & Wireless Hardware","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-09-24T14:44:02Z"}],"visa":[],"liveness":{"score":18,"band":"cold","label":"Long shot","p_open":1,"p_active":0.625,"p_room":0.28,"age_days":263,"expected_fill_days":118,"reasons":["conf:3","velocity","win:tail","crowd:brand"],"computed_at":"2026-10-17T05:46:00Z"},"pay":null,"html_url":"https://alion.io/job/mediatek-analogmixed-signal-design-verification-engineerlead","json_url":"https://alion.io/job/mediatek-analogmixed-signal-design-verification-engineerlead.json","meta":{"generated_at":"2026-10-19T05:12:58Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":3021,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-20T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":62191},"rest":"https://alion.io/mcp/rest/get_company?id=62191"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fmediatek-analogmixed-signal-design-verification-engineerlead"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fmediatek-analogmixed-signal-design-verification-engineerlead"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fmediatek-analogmixed-signal-design-verification-engineerlead"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/mediatek-analogmixed-signal-design-verification-engineerlead\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fmediatek-analogmixed-signal-design-verification-engineerlead"}]}