{"id":1185668,"url":"https://alion.io/job/mediatek-senior-substrate-layout-engineer","title":"Senior substrate layout engineer","company":{"id":62191,"name":"MediaTek","domain":"mediatek.com","url":"https://alion.io/company/mediatek","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Career site","truth_index":{"grade":"C","score":64,"open_postings":353,"ghost_share":0.606,"stale_share":0,"repost_share":0,"time_to_fill_p50_days":null,"computed_at":"2026-09-28T05:45:00Z"}},"role":"Hardware","role_family":"Hardware","seniority":"senior","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Hsinchu, Taiwan"],"countries":["TW"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":53000,"max_usd":114000,"period":"year","method":"global_role_cell_scaled_by_country","sample_n":978},"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[],"status":"live","first_seen_at":"2025-01-01T16:00:00Z","employer_posted_date":"2026-09-24","last_verified_at":"2026-09-28T04:36:15Z","board_verified":true,"closed_at":null,"days_open":634,"trust":{"level":"ghost","repost_count":0,"flags":["stale","company_stale"],"days_open":634},"description":"1. Advanced Package BGA substrate layout and PV (DRC; LVL; LVS) check2. 2.5D IC (CoWoS_S; CoWoS_L; CoWoS_R; EMIB) RDL & Sbustrate routing and PV check.\n3. Co-work with package Design engineer to achive PKG design requirement and goal.\n4. New PKG layout methodology Study and development.\n5. New layout & PV EDA tool evaluation","description_format":"text","description_chars":326,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","RF & Wireless Hardware","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-09-24T14:44:02Z"}],"liveness":{"score":5,"band":"cold","label":"Long shot","p_open":1,"p_active":0.179,"p_room":0.28,"age_days":634,"expected_fill_days":31,"reasons":["conf:1","stale_co","velocity","ghost","win:tail","crowd:brand"],"computed_at":"2026-09-28T05:45:00Z"},"pay":null,"html_url":"https://alion.io/job/mediatek-senior-substrate-layout-engineer","json_url":"https://alion.io/job/mediatek-senior-substrate-layout-engineer.json","meta":{"generated_at":"2026-09-28T06:26:07Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","usage":{"tier":"crawler","counted_by":"address","units_charged":1,"used_today":4471,"day_limit":5000,"remaining_today":529,"minute_limit":60,"resets_at":"2026-09-29T00:00:00Z"}}}