{"id":1185644,"url":"https://alion.io/job/mediatek-soc-dft-engineer","title":"SOC DFT Engineer","company":{"id":62191,"name":"MediaTek","domain":"mediatek.com","url":"https://alion.io/company/mediatek","size_band":"1001-5000","is_staffing_agency":false,"is_intermediary":false,"listed_via":null,"ats_vendor":"Career site","truth_index":null},"role":"Hardware","role_family":"Hardware","seniority":null,"employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Hefei, China"],"countries":["CN"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":26000,"max_usd":68000,"period":"year","method":null,"sample_n":2006},"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[],"status":"live","first_seen_at":"2025-06-29T16:00:00Z","employer_posted_date":"2026-09-24","last_verified_at":"2026-09-25T02:30:43Z","board_verified":true,"closed_at":null,"days_open":452,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":452},"description":"1.Responsible for SOC chip-level and sub-system level DFT architecture definition, scan insertion, scan timing constraint, ATPG pattern generation/simulation, ATPG post-silicon diagnosis, MP support and etc.2.Support chip-level/sub-system DFT related check and implementation, including ATPG DRC, ATPG coverage improve, ATPG pattern count reduction, Equivalence check, Scan SDC constraint, Timing Sign-off, Timing ECO, Power Analysis, and other scan related performance/power/area quality boost, etc.\n3.Support SOC physical implementation for DFT part, and support TE for MP issue.","description_format":"text","description_chars":581,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Incident Response","Semiconductors","Wireless"],"lifecycle":[{"event":"open","at":"2026-09-24T14:44:02Z"}],"liveness":{"score":3,"band":"cold","label":"Long shot","p_open":1,"p_active":0.095,"p_room":0.28,"age_days":452,"expected_fill_days":22,"reasons":["conf:0","win:tail","crowd:brand"],"computed_at":"2026-09-25T03:16:00Z"},"pay":null,"html_url":"https://alion.io/job/mediatek-soc-dft-engineer","json_url":"https://alion.io/job/mediatek-soc-dft-engineer.json","meta":{"generated_at":"2026-09-25T03:16:00Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","usage":{"tier":"crawler","counted_by":"address","units_charged":1,"used_today":3599,"day_limit":5000,"remaining_today":1401,"minute_limit":60,"resets_at":"2026-09-26T00:00:00Z"}}}