{"id":1185323,"url":"https://alion.io/job/mediatek-technical-manager-of-digital-design","title":"Technical Manager of Digital Design","company":{"id":62191,"name":"MediaTek","domain":"mediatek.com","url":"https://alion.io/company/mediatek","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Career site","truth_index":{"grade":"C","score":64,"open_postings":342,"ghost_share":0.599,"stale_share":0,"repost_share":0,"time_to_fill_p50_days":null,"computed_at":"2026-09-25T05:45:01Z"}},"role":"Leadership","role_family":"Leadership","seniority":"lead","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Hsinchu, Taiwan"],"countries":["TW"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":60000,"max_usd":147000,"period":"year","method":"global_role_cell_scaled_by_country","sample_n":987},"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[],"status":"live","first_seen_at":"2026-08-02T16:00:00Z","employer_posted_date":"2026-09-24","last_verified_at":"2026-09-25T02:30:43Z","board_verified":true,"closed_at":null,"days_open":54,"trust":{"level":"ok","repost_count":0,"flags":["company_stale"],"days_open":53},"description":"1. 4/5/6G modem hardware architecture and digital circuit design task2. Define hardware architecture of a digital IP/system\n3. Include Clock, Bus (AXI/APB/NOC/…), Async design, high speed IF, new IP for sub-sys design topic\n4. IP and Subsys digital design and PPA optimization\n5. Subsys integration from RTL to gate level including timing closure and testability\n6. Design methodology and integration flow improvement\n#LI-LL1","description_format":"text","description_chars":425,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","RF & Wireless Hardware","AI Chips & Accelerators"],"lifecycle":[{"event":"open","at":"2026-09-24T14:44:02Z"}],"liveness":{"score":17,"band":"cold","label":"Long shot","p_open":1,"p_active":0.469,"p_room":0.36,"age_days":53,"expected_fill_days":33,"reasons":["conf:3","stale_co","win:tail","crowd:brand"],"computed_at":"2026-09-25T05:45:01Z"},"pay":null,"html_url":"https://alion.io/job/mediatek-technical-manager-of-digital-design","json_url":"https://alion.io/job/mediatek-technical-manager-of-digital-design.json","meta":{"generated_at":"2026-09-26T03:15:17Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","usage":{"tier":"crawler","counted_by":"address","units_charged":1,"used_today":3467,"day_limit":5000,"remaining_today":1533,"minute_limit":60,"resets_at":"2026-09-27T00:00:00Z"}}}