{"id":2753691,"url":"https://alion.io/job/microchip-technology-principal-engineer-design-soc-integration-and-rtlip","title":"Principal Engineer-Design (SoC Integration and RTL/IP)","company":{"id":44188,"name":"Microchip Technology","domain":"microchip.com","url":"https://alion.io/company/microchip","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Workday","truth_index":{"grade":"B","score":75,"open_postings":100,"ghost_share":0,"stale_share":1,"repost_share":0,"time_to_fill_p50_days":28,"computed_at":"2026-10-22T06:10:10Z"}},"role":"Hardware","role_family":"Hardware","seniority":"lead","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Chandler, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":121000,"max_usd":230000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":609},"experience_years_min":10,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Cadence Xcelium","optional":false},{"name":"Python","optional":false},{"name":"Siemens QuestaSim","optional":false},{"name":"SystemVerilog","optional":false},{"name":"TCL Scripting","optional":false},{"name":"Xilinx Vivado","optional":false}],"status":"live","first_seen_at":"2026-10-16T00:00:00Z","employer_posted_date":"2026-10-16","last_verified_at":"2026-10-22T02:03:48Z","board_verified":true,"closed_at":null,"days_open":6,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":6},"description":"Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.\nPeople come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognizedLeadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.\nOur company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.\nVisit our careers page to see what exciting opportunities and company perks await!\nJob Description:\nJob Summary\nThe dsPIC microcontroller group is seeking an experienced SoC Integration, RTL/IP Design, and FPGA Engineer to lead SoC integration, RTL development, IP design, and FPGA prototyping activities. The candidate will work closely with architecture, verification, and physical design teams to deliver high-quality hardware solutions.\nKey Responsibilities\nSoC Integration\nPerform top-level and subsystem integration of processors, memories, peripherals, and custom IPs.\nIntegrate IPs using proprietary bus interfaces and AMBA AXI, AHB / APB protocols.\nHandle clock/reset integration, interrupt routing, address mapping, and pad / pin connectivity.\nResolve chip-level Lint / Synthesis / Timing issues perform CDC / RDC analysis and implement relevant fixesOwnership of post-silicon debug and ECO revisions of the chip\nRTL and IP Design\nDevelop synthesizable RTL using SystemVerilog.\nDesign reusable peripherals, controllers (for memories, ADCs, PWMs), wrappers, and power management modules.\nResolve Lint / Synthesis / Timing issues; resolve CDC / RDC errors\nPerform RTL reviews, synthesis support, timing optimization, and design debug.\nMaintenance, enhancements and management of older IP\nTechnical Leadership\nCollaborate with architecture, verification, DFT, physical design, firmware, and system teams.\nLead design reviews, mentor junior engineers, and drive technical improvements\nHelp with key decisions related to IP and product definition and implementation\nRequirements/Qualifications:\nRequired Skills\nBachelor’s degree in Electrical Engineering, Electronics Engineering, Computer Engineering, Computer Science, Physics, or a related field with 10+ years of experience in ASIC/SoC design, RTL development, FPGA, or SoC integration.\nStrong knowledge of SystemVerilog and AMBA AXI/AHB/APB protocols.\nExperience with SoC integration, IP development, clock/reset architecture, and memory mapping.\nHands-on experience with Vivado or Quartus, synthesis, STA, and timing closure.\nFamiliarity with simulation tools such as QuestaSim, VCS, or Xcelium.\nKnowledge of CDC/RDC, RTL lint, and Python/Tcl scripting.\nPreferred Qualifications\nExperience with ARM/RISC-V-based SoCs, Ethernet, USB, SPI, I2C, and UART interfaces.\nKnowledge of low-power design, DFT integration, and Formal-based verification.\nExperience with FPGA synthesis, place and route, timing closure, constraint development and FPGA-based validation.\nBachelor's or Master's degree in Electronics, Electrical Engineering, VLSI, or a related field.\nExpected Deliverables\nIntegrated SoC/subsystem RTL and reusable IP modules.\nFPGA implementation and validation results.\nDesign quality reports and integration documentation.\nRole Expectation: Independently drive SoC integration, IP design, and FPGA prototyping while providing technical leadership and ensuring robust, reusable hardware designs.\nTravel Time:\n0% - 25%Physical Attributes:\nHearing, Seeing, Talking, Works Alone, Works Around OthersPhysical Requirements:\nMonday - Friday 8 hours/day, Inside: 100%, Sitting: 85%, Standing: 10%, walking: 5%Microchip Technology Incis an equal opportunity/affirmativeaction employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.\nFor more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.\nTo all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.","description_format":"text","description_chars":5263,"description_truncated":false,"requirements":{"experience_years_min":10,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Incident Response","Processors, MCUs & AI Chips","Analog & Power Semiconductors"],"lifecycle":[{"event":"open","at":"2026-10-17T00:59:47Z"}],"visa":[],"liveness":{"score":63,"band":"ok","label":"Likely open","p_open":1,"p_active":0.632,"p_room":1,"age_days":6,"expected_fill_days":28,"reasons":["conf:4","stale_co","velocity","win:early","comp:brand"],"computed_at":"2026-10-22T06:10:10Z"},"pay":null,"html_url":"https://alion.io/job/microchip-technology-principal-engineer-design-soc-integration-and-rtlip","json_url":"https://alion.io/job/microchip-technology-principal-engineer-design-soc-integration-and-rtlip.json","meta":{"generated_at":"2026-10-22T09:05:28Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":5577,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-23T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":44188},"rest":"https://alion.io/mcp/rest/get_company?id=44188"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fmicrochip-technology-principal-engineer-design-soc-integration-and-rtlip"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fmicrochip-technology-principal-engineer-design-soc-integration-and-rtlip"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fmicrochip-technology-principal-engineer-design-soc-integration-and-rtlip"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/microchip-technology-principal-engineer-design-soc-integration-and-rtlip\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fmicrochip-technology-principal-engineer-design-soc-integration-and-rtlip"}]}