2,003,555open jobs
119,082companies
247,426added this week
Browse all
Salary
$76k – $161k per year
Location
In office (Burnaby)
Seniority
Staff · 12+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 27, 2026. First seen by Alion on Aug 14, 2026. Microchip Technology scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Headquartered in Chandler, Arizona, Microchip Technology is a leading semiconductor company specializing in smart, connected, and secure embedded control solutions. The corporation designs and manufactures a comprehensive portfolio of microcontrollers, mixed-signal, analog, and Flash-IP integrated circuits. Serving tens of thousands of clients across industrial, automotive, consumer, computing, and aerospace markets worldwide, the enterprise enables efficient, low-risk product development.

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognizedLeadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

The successful candidate will join the rapidly growing Data Center Solutions (DCS) business unit at Microchip. DCS has a broad portfolio of products widely deployed by the industry’s cutting-edge server/storage OEMs and hyperscale datacenters. Customers deploy DCS solutions into applications ranging from Big Data capacity storage to artificial intelligence and machine learning that are helping to shape the next digital age. Our product portfolio includes SAS/PCIe/NVMe/CXL products that connect, manage, and secure the world’s information, including Flash Controllers, High Performance Switches, RAID Controllers and Memory Controllers. Join a team where you can expand your skill set and drive key elements of the industry’s technology leadership.

An opening exists for Tech Staff Design Engineer with an interest in developing the next generation of storage and memory controller SoC products. This will involve taking a design from initial concept through to production. Throughout you will work beside experienced engineers and be exposed to Microchip’s Best-In-Class engineering practices. Working side-by-side with some of the brightest minds and most innovative people in the industry, you won't just fill a position, you will be given an opportunity to work on a team where your contributions matter. Microchip fosters continuous learning in a challenging and rewarding environment. If this sounds like the kind of environment you'd like to participate in, we'd like to hear from you!

As a Staff Design Engineer, your job will entail the following:

  • Own design planning and construction of pad rings, bump patterns, ensuring alignment with package and system-level constraints.

  • Develop, implement, and maintain IO connectivity, pad ring definitions, and bump pattern designs throughout the design cycle.

  • Generate and validate physical design handoff deliverables including pad ring DEF files, Verilog netlists, bump maps, and associated implementation data for downstream teams.

  • Ensure IO and pad ring designs comply with design standards, package constraints, and implementation best practices.

  • Collaborate with Architecture, Product Design, Internal IP Packaging, Implementation, Product Engineering, Technology Development, and Foundry teams to align on IO/package requirements and resolve technical issues.

  • Support Verification, Emulation, ASIC validation, and silicon debug efforts by analyzing IO-related issues and driving design improvements.

Requirements/Qualifications:

  • B.S degree in electrical engineering with 12+ years related experience.

  • Hands-on experience with pad ring planning, IO cell placement, and bump map/pattern definition for advanced SoC designs.

  • Knowledge of IO library cells, IO standards, and PHY-level IO interfaces (SerDes, DDR, PCIe, CXL).

  • Experience with IO planning and implementation EDA tools (e.g., Orbit IO, ISP or equivalent); specific tool experience is valuable but not mandatory.

  • Experience generating and validating IO connectivity deliverables (pad ring DEF, IO netlist, bump assignment) for physical design hand-off).

  • Understanding of Foundation and Hard IP related views including RTL, lef and liberty

  • Working proficiency in flow automation and scripting using tcl and/or python

  • Excellent analytical, communication (written and verbal), and documentation skills.

Preferred qualifications:

  • M.S degree in electrical engineering

  • Basic understanding of DFT methodologies mainly JTAG/Boundary Scan (IEEE 1149.1) architecture and TAP controller operation for including post-silicon bring-up and debug flows for SoC IO validation

  • Exposure to RTL compilation and Synthesis flow including understanding of Verilog/System Verilog is desirable

  • Working knowledge of Industry standard Project management, versioning and tracking tools e.g. SVN, JIRA.

Travel Time:

0% - 25%

Pay Range:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading IESPP program with a 6-month look back feature. Find more information about all our benefits at the link below:

Benefits of working at Microchip

The annual base salary range for this position is $107,000 - $226,000.*

*Range is dependent on numerous factors including job location, skills and experience.

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,003,555 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Burnaby
≈ $69k – $121k per year (Estimated) · In office · Canada
Python
C++
Apply
≈ $96k – $167k per year (Estimated) · Hybrid · Full-Time · 6+ years exp · Bachelor's Degree · Toronto
Chips/EDA
UVM
Apply
$200k – $250k per year · Remote (United States) · Full-Time · 5+ years exp · Bachelor's Degree
Python
SystemVerilog
AI/ML
LLM
Chips/EDA
Cocotb
Apply
≈ $94k – $158k per year (Estimated) · In office · 8+ years exp · Bachelor's Degree · Mississauga
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Apply
$83k – $115k per year · Hybrid · Full-Time · 5+ years exp · Master's Degree · Coquitlam
Python
MATLAB
Chips/EDA
Ansys HFSS
Apply
≈ $22k – $57k per year (Estimated) · In office · 3+ years exp · Shanghai
Python
Go
Databases
ClickHouse
AI/ML
LLM
RAG
DevOps
Ansible
Helm
Prometheus
Docker
Kubernetes
Apply
≈ $47k – $128k per year (Estimated) · In office · Helsinki
Python
Databases
Databricks
AI/ML
LLM
Analytics
Power BI
Apply
≈ $128k – $276k per year (Estimated) · In office · Full-Time · Bachelor's Degree · New York
Python
Go
JavaScript
Java
TypeScript
SQL
Ruby
Ruby
Ruby on Rails
RSpec
Databases
MySQL
PostgreSQL
AI/ML
Cursor
Claude Code
Model Context Protocol
OpenAI Codex
LLM Evaluation
Frontend
GraphQL
Tailwind CSS
React.js
React Query
Jotai
XState
DevOps
Rest API
Istio
KEDA
Kubernetes
Robotics
Apollo
QA
Playwright
Vitest
Apply
$28k – $36k per year (net) · Remote (likely EAEU) · Moscow
Python
AI/ML
Claude Code
AI Agents
OpenAI Codex
DevOps
Git
Linux
TCP/IP
Chips/EDA
Altium Designer
Apply
Test Engineer 5 days ago
≈ $8k – $21k per year (Estimated) · In office · 3+ years exp · Pune
Python
SQL
Databases
MySQL
PostgreSQL
DevOps
Rest API
WebRTC
QA
Selenium
JMeter
Playwright
Postman
Apply
≈ $65k – $113k per year (Estimated) · Equity · In office · Full-Time · 12+ years exp · Bachelor's Degree · Burnaby · Toronto · Saskatoon
Verilog
VHDL
Apply
≈ $87k – $146k per year (Estimated) · Equity · In office · Full-Time · 12+ years exp · Bachelor's Degree · Burnaby
Python
C++
SystemVerilog
VHDL
Apply
$61k – $132k per year · Equity · In office · Full-Time · 5+ years exp · Master's Degree · Burnaby
Python
C
C
Embedded C
AI/ML
Machine Learning
DevOps
Linux
Windows
Apply
Engineer II- Design 29 days ago
$54k – $81k per year · Equity · In office · Full-Time · 2+ years exp · Bachelor's Degree · Burnaby
Python
Verilog
VHDL
DevOps
Windows
Apply
In office · Internship · Bachelor's Degree · San Jose
Python
Verilog
C
SystemVerilog
C
Embedded C
Chips/EDA
UVM
Apply
$31k – $43k per year · In office · Full-Time · 4+ years exp · High School Diploma · Burnaby
Apply
$64k – $78k per year · In office · 3+ years exp · Bachelor's Degree · Burnaby
DevOps
Linux
Windows
TCP/IP
VPN
BGP
Cybersecurity
LDAP
Apply
≈ $26k – $56k per year (Estimated) · In office · Master's Degree · Burnaby
DevOps
Windows
Apply
$44k per year · In office · 1+ year exp · Bachelor's Degree · Burnaby
Apply
$44k per year · In office · 1+ year exp · Burnaby
Apply
See all jobs
This is one of many
2,003,555 more open roles from verified company boards, updated every day.