1,966,542open jobs
116,186companies
249,369added this week
Browse all
Salary
≈ $24k – $49k per year (Estimated)
Location
In office (George Town)
Seniority
Staff · 8+ years exp
Employment
Full-Time

First seen by Alion on Aug 11, 2026. Microchip Technology scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Headquartered in Chandler, Arizona, Microchip Technology is a leading semiconductor company specializing in smart, connected, and secure embedded control solutions. The corporation designs and manufactures a comprehensive portfolio of microcontrollers, mixed-signal, analog, and Flash-IP integrated circuits. Serving tens of thousands of clients across industrial, automotive, consumer, computing, and aerospace markets worldwide, the enterprise enables efficient, low-risk product development.

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognizedLeadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

  • To lead technically in ASIC design implementation domain, which may include stages from design architectural understanding till timing signoff for tapeout
  • To develop and signoff I.C. design projects RTL2GDS implementation and flow improvement. Responsibilities include (as applicable)
    • Architectural and micro-architectural intent understanding
    • RTL design structure for effective and efficient synthesis implementation
    • Derive timing constraints from design spec, review and validate with respective designer/architect for signoff
    • Design-For-Test (DFT) implementation, covering basic scan insertion, compression, LOC/LOS, RAMBIST all the way to advanced handling for performance/schedule/coverage trade-off
    • Low power design; starting from architectural feedback, vector-driven synthesis/layout optimization and leakage/dynamic power control techniques
    • Provide technical guidance and review for team members in solving complex challenges, with high problem-solving skill and critical thinking capability
    • Creating technical intellectual property such as patents and trade secrets
    • Drive for Best-in-Class design implementation approach/process or new design methodologies benchmarking
  • To document I.C. Design implementation and work procedures
    • Capturing design implementation approach, consideration, challenges and solutions employed using corporate template documentation
    • Complete audit and checklist fill-in, review and closure in compliance to corporate Design Control Procedures (DCP)
    • Filing issues, solution details and review confirmation in project ticketing system (PEPS) or CAD ticketing system (JIRA)
  • To interface with
    • Project manager, product-development and ATPG team on project related issues
    • CAD/TA on flow methodology

Requirements/Qualifications:

  • Bachelor’s/Master’s Degree in Electrical/Electronics Engineering, with 8-12 years of ASIC I.C. Design working experience
  • Cadence Genus or Synopsys DesignCompiler expertise
  • Cadence Tempus or Synopsys Primetime expertise

Added advantage

  • Exposure to 7nm and below advanced process nodes
  • Familiar with System-Verilog foundation and coding
  • Strong scripting skills in Perl, TCL, Shell or Python

Travel Time:

0% - 25%

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,966,542 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
George Town
≈ $22k – $50k per year (Estimated) • Remote (Malaysia) • 4+ years exp • George Town
Design
Sketch
Apply
≈ $24k – $54k per year (Estimated) • Remote (Malaysia) • 5+ years exp • Master's Degree • George Town
Verilog
SystemVerilog
VHDL
Chips/EDA
Altium Designer
Cadence Allegro
OrCAD
SpaceTech
FMEA
Life Sciences
Design of Experiments
Apply
≈ $24k – $54k per year (Estimated) • Remote (Malaysia) • 5+ years exp • Master's Degree • George Town
Verilog
SystemVerilog
VHDL
Chips/EDA
Altium Designer
Cadence Allegro
OrCAD
SpaceTech
FMEA
Life Sciences
Design of Experiments
Apply
≈ $25k – $51k per year (Estimated) • Remote (Malaysia) • 7+ years exp • George Town
Apply
≈ $18k – $42k per year (Estimated) • Remote (Malaysia) • 4+ years exp • George Town
Apply
≈ $10k – $28k per year (Estimated) • In office • Bengaluru
Python
PowerShell
DevOps
Rest API
Terraform
Ansible
OpenShift
VMWare
Azure
CI/CD
AWS
Kubernetes
Amazon S3
Amazon ECS
Linux
Apply
≈ $10k – $29k per year (Estimated) • In office • Bengaluru
Python
PowerShell
Bash
DevOps
Terraform
Ansible
OpenShift
VMWare
Azure
CI/CD
AWS
Kubernetes
Configuration Management
Twelve-Factor App
Linux
Apply
QA Engineer Auto 1 day ago
Remote (likely EAEU) • Full-Time
Python
Databases
ClickHouse
Apache Kafka
DevOps
Rest API
etcd
CI/CD
Grafana
Amazon S3
QA
k6
Apply
≈ $17k – $39k per year (Estimated) • Remote (EAEU) • Full-Time • Moscow
Python
SQL
Databases
PostgreSQL
ClickHouse
Trino
AI/ML
SciPy
Pandas
NumPy
DevOps
GitLab
Analytics
Power BI
Matplotlib
Apply
Staff AI Scientist 3 days ago
$210k – $284k per year • In office • Full-Time • 3+ years exp • Master's Degree • Mountain View
Python
SQL
Scala
AI/ML
NLP
Machine Learning
Robotics
Digital Twin
Apply
In office • Internship • Bachelor's Degree • San Jose
Python
Verilog
C
SystemVerilog
C
Embedded C
Chips/EDA
UVM
Apply
≈ $17k – $42k per year (Estimated) • In office • Full-Time • 5+ years exp • Master's Degree • Bengaluru • Hyderabad
Verilog
SystemVerilog
DevOps
Unix
Chips/EDA
Siemens QuestaSim
UVM
Apply
≈ $15k – $33k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Chennai
Python
C++
SystemVerilog
Perl
Chips/EDA
UVM
Apply
$70k – $143k per year • Equity • In office • Full-Time • 3+ years exp • Bachelor's Degree • Beverly
Python
Verilog
VHDL
MATLAB
Chips/EDA
Altium Designer
Design
SolidWorks
SpaceTech
ANSYS
Apply
Engineer II-Design 5 days ago
≈ $76k – $146k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Allentown
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
Formal Verification
Apply
≈ $22k – $50k per year (Estimated) • In office • 5+ years exp • PhD • George Town
C#
C++
Apply
≈ $19k – $43k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • George Town
Python
SQL
AI/ML
Claude Code
RAG
DevOps
gRPC
CI/CD
Bazel
Windows
Analytics
Matplotlib
MedTech
Verification & Validation
Apply
≈ $30k – $61k per year (Estimated) • In office • 6+ years exp • Bachelor's Degree • George Town
Chips/EDA
UVM
Formal Verification
Apply
≈ $8.5k – $19k per year (Estimated) • In office • Internship • George Town
SpaceTech
FMEA
Apply
In office • Full-Time • George Town
C#
C#
ASP.NET Core
Entity Framework Core
DevOps
Rest API
Management
Agile
Apply
See all jobs
This is one of many
1,966,542 more open roles from verified company boards, updated every day.