1,825,096open jobs
104,883companies
274,153added this week
Browse all
Salary
≈ $174k – $331k per year (Estimated)
Location
In office (San Jose)
Seniority
Principal · 8+ years exp
Visa
H-1B filings in 12 months: 535 · for this role: 216 · green card filings: 199
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 17, 2026. First seen by Alion on Jul 27, 2026. Micron Technology scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Micron Technology is an American semiconductor company founded in Boise, Idaho in 1978 and one of only a handful of manufacturers of both DRAM and NAND flash memory. It designs and fabricates memory and storage products used in data centres, personal computers, smartphones, cars and industrial equipment, and sells them under the Micron and consumer-facing Crucial brands. High-bandwidth memory for AI accelerators has become the fastest-growing part of the business, and the company operates fabrication and assembly sites across the United States and Asia.

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

We are seeking a Senior / Principal Layout Engineer to drive pathfinding and architecture exploration for next-generation memory modules and form factors (DDR6, LPDDR6/LPDDR7, MRDIMM Gen3/Gen4, SOCAMM2 and beyond).

This role operates within the Module Architecture Group, focusing on pre-product definition, feasibility studies, and design tradeoff exploration. The ideal candidate brings deep expertise in high-speed layout, SI/PI co-design, and advanced PCB technologies, with the ability to influence architecture decisions through layout-driven insights and modeling-informed design.

Essential Duties and Responsibilities:

  • Lead layout-driven architecture exploration for next-generation memory modules and interconnects
  • Evaluate form factor, routing topology, and pinout tradeoffs to enable future bandwidth and density targets
  • Define feasible design envelopes (routing complexity, layer count, escape feasibility, via strategy)
  • Collaborate closely with SI/PI teams to co-optimize:
    • Channel topology (fly-by, point-to-point, multi-drop evolution)
    • Loss, reflection, and crosstalk mitigation strategies
    • Return path integrity and reference plane design
  • Define and influence SI/PI budgets at the module level
  • Drive adoption of next-generation PCB technologies, including:
    • Ultra-low-loss materials
    • Advanced HDI (microvias, stacked vias, via-in-pad)
    • Hybrid bonding / advanced packaging integration (where applicable)
  • Help develop next-gen layout methodologies and constraints for >10-20+ Gb/s signaling
  • Help define:
    • Routing rules for extreme speed interfaces
    • Skew/jitter budgets translated into physical constraints
    • Reference design guidelines for future programs
  • Establish design rules that bridge architecture → SI/PI → layout → manufacturing
  • Drive design reviews, risk assessments, and trade-off analysis
  • Influence JEDEC and industry standards through practical layout feasibility input
  • Mentor junior engineers and shape layout best practices across the organization

Education/Experience requirements:

  • Bachelor’s degree in Electrical Engineering or related field
  • 8-15+ years of experience in high-speed PCB layout, with strong ownership of complex designs
  • Deep expertise in:
    • DDR/LPDDR memory interfaces or similar ultra-high-speed parallel interfaces
    • Signal integrity (transmission lines, discontinuities, channel loss mechanisms)
    • Power integrity (PDN design, target impedance, decoupling optimization)
  • Advanced proficiency with:
    • Cadence Allegro / OrCAD (or equivalent high-end layout tools)
  • Proven ability to influence architecture decisions through physical design constraints
  • Experience working in cross-functional architecture or pathfinding environments
  • Proficient in using AI tools in daily job

The US base salary range that Micron Technology estimates it could pay for this full-time position is:

$202,000.00 - $344,000.00 a year

Additional compensation may include benefits, bonuses and equity.

Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays.For additional information regarding the Benefit programs available, please see the Benefits Guide posted onmicron.com/careers/benefits.

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status,disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

To learn about yourright to work click here.

To learn more about Micron, please visit micron.com/careers

US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at [email protected] or 1-800-336-8918 (select option #3)

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

AI alert : Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.

Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,825,096 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
San Jose
$115k – $235k per year • Equity • In office • 10+ years exp • Bachelor's Degree • Burlington
Python
C++
Apply
≈ $137k – $261k per year (Estimated) • Hybrid • Full-Time • 10+ years exp • Bachelor's Degree • San Diego
Python
Cybersecurity
CAPA
Apply
≈ $151k – $274k per year (Estimated) • Equity • In office • Full-Time • 8+ years exp • Master's Degree • Redmond
DevOps
Linux
DNS
DHCP
Wi-Fi
Apply
$208k – $281k per year • Equity • In office • Full-Time • 10+ years exp • Bachelor's Degree • Boise
Verilog
SystemVerilog
Apply
$151k – $204k per year • Equity • In office • Full-Time • 7+ years exp • Bachelor's Degree • San Diego
Apply
$126k – $165k per year • Equity • In office • TS/SCI • Full-Time • 4+ years exp • Redmond
Chips/EDA
Altium Designer
KiCad
Cadence Allegro
OrCAD
Mentor Xpedition
Mentor PADS
Design
SolidWorks
Apply
$150k – $180k per year • Equity • In office • 5+ years exp • San Francisco
Chips/EDA
Cadence Allegro
OrCAD
Apply
≈ $33k – $71k per year (Estimated) • In office • Full-Time • Moscow
Chips/EDA
Cadence Allegro
Design
SolidWorks
Apply
≈ $17k – $44k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Saint Petersburg
C++
Chips/EDA
Altium Designer
KiCad
Cadence Allegro
Apply
≈ $18k – $44k per year (Estimated) • Hybrid • 5+ years exp • Bachelor's Degree • Bengaluru
DevOps
Git
Linux
Chips/EDA
Altium Designer
KiCad
LTspice
Cadence Allegro
Apply
≈ $112k – $254k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Boise
Verilog
Apply
≈ $85k – $248k per year (Estimated) • In office • Internship • Bachelor's Degree • Richardson
Python
Verilog
C++
SystemVerilog
VHDL
Perl
DevOps
Linux
Unix
Chips/EDA
Synopsys PrimeTime
Cadence Xcelium
Apply
≈ $162k – $293k per year (Estimated) • In office • Full-Time • 10+ years exp • Richardson • Folsom
Python
TCL Scripting
AI/ML
AI Agents
Chips/EDA
Synopsys PrimeTime
Cadence Tempus
Apply
≈ $159k – $287k per year (Estimated) • In office • Full-Time • 18+ years exp • Bachelor's Degree • Richardson
Verilog
SystemVerilog
AI/ML
Machine Learning
Chips/EDA
Synopsys HSPICE
Apply
≈ $112k – $255k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Boise
Python
Verilog
C++
SystemVerilog
VHDL
AI/ML
Machine Learning
Apply
Store Manager 1 day ago
$38k – $60k per year • In office • 3+ years exp • High School Diploma • San Jose
Apply
≈ $153k – $296k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • San Jose
AI/ML
AI Agents
DevOps
GCP
Apply
$98k – $109k per year • Hybrid • 5+ years exp • Bachelor's Degree • San Jose
Apply
≈ $91k – $174k per year (Estimated) • In office • San Jose
DevOps
SLI/SLO/SLA
Management
ServiceNow
ITSM
Apply
$120k per year • In office • San Jose
DevOps
SLI/SLO/SLA
Management
ServiceNow
ITSM
Apply
See all jobs
This is one of many
1,825,096 more open roles from verified company boards, updated every day.