368,530open jobs
9,432companies
50,439added this week
Browse all
Salary
$77k – $184k per year (Estimated)
Location
In office (Sydney)
Seniority
Senior · 5+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
Morse Micro designs low power long range wireless chips based on the WiFi HaLow standard. Its silicon connects internet of things devices over kilometres at far lower power than conventional wireless. The company was spun out of Australian research into wireless communications.

Morse Micro is at the forefront of next-generation Wi-Fi technology, delivering breakthrough solutions that redefine wireless connectivity. Our innovative products are designed to meet the demands of the rapidly evolving market, providing superior performance and reliability.

Do you want to play a key role in building next generation Wi-Fi chips that will truly enable the Internet of Things (IoT)? Keen to make a real difference in a VC-backed high-growth company while working in a dynamic & fun environment? Then join Morse Micro, Australia’s largest fabless semiconductor company!

We welcome applications from overseas candidates, with relocation and visa support available for the successful applicant.

Your responsibilities would include:

  • Deliver SystemVerilog and Chisel RTL across chip, subsystem, and block levels, meeting PPA targets.

  • Own microarchitecture and design specifications for chip-, subsystem-, and block-level digital logic.

  • Drive verification strategy and test plan closure (RTL sims, GLS, X-prop, CDC/RDC, lint, FPGA emulation) through our phase-gate methodology.

  • Derive product, subsystem, and block-level feature and performance requirements by studying competitor parts, tracking state of the art in low-power wireless/IoT SoCs, and translating market direction into technical specifications.

  • Enhance and maintain our digital design and verification infrastructure.

  • Architect clocking, reset, and power domains; author and close UPF/CPF power intent through to GLS and PA simulation.

  • Apply low-power techniques (clock gating, power gating, retention, isolation) appropriate to battery- and energy-harvesting IoT applications.

  • Integrate mixed-signal IP (ADPLL, PHY, pads, analog macros) and own the digital/analog interface contract.

  • Partner with firmware and PHY/MAC teams on register interfaces, programming models, interrupts, and boot sequences to enable efficient HW/SW co-design.

  • Take on chip-lead duties: drive system verification, synthesis QoR, P&R support, gate-level netlist and power-aware sims, ECO and LEC closure, and tapeout checklist completion.

  • Coordinate across analog, layout, PnR, DFT, and SW teams to hit major project milestones.

  • Use AI coding assistants and agents fluently across RTL, verification, scripting, and documentation tasks, with sound judgement on where they accelerate work and where they need close review.

  • Identify opportunities to apply AI to our design and verification flows - spec analysis, test generation, debug, code review, infrastructure automation - and drive their adoption across the team.

  • Deliver large, complex projects on schedule with multiple concurrent spins.

  • Mentor junior team members and uphold design quality through reviews, coding standards, and methodology improvements.

Essential skills (you must have):

  • Bsc/MSc/Phd in Electrical / Electronics / Communication Engineering or Computer Science

  • 5+ years experience as a Senior Digital Engineer

  • Proven experience in the development of complex digital blocks, subsystems, or SoC architectures

  • Strong understanding of digital design fundamentals, RTL design methodologies, synthesis flows, and ECO implementation/debug

  • Solid expertise in Verilog/SystemVerilog, digital verification methodologies, C programming, and CDC/RDC analysis

  • Proficiency in scripting and automation using Python, Tcl, Shell, Makefiles, or similar languages/tools

  • Experience with design automation and infrastructure development is highly desirable.

  • Knowledge of low-power design techniques, including clock gating, power domains, power gating, retention, and isolation, is a plus

  • Familiarity with embedded systems, bus or processor architectures is an advantage

  • Excellent verbal and written communication skills

  • Proven to work constructively within your team and among other groups

  • Strong analytical and problem-solving skills

  • A determination to deliver even when subject to time pressures

  • A hands-on, practical attitude

What we offer:

  • Competitive salary + excellent stock option package

  • Performance Bonus opportunity

  • Income protection Insurance

  • Healthy work environment with sit/stand desks and large screens

  • Lots of snacks & drinks, including barista coffee, Friday team lunches & some of the world’s best beers

  • Flexible working hours

  • Work from home policy

  • Community & social groups and much more

  • Join a high performing, inclusive company where you can make a real impact

Who we are:

Morse Micro is Australia’s largest semiconductor company building Wi-Fi HaLow (802.11ah) chips for the Internet of Things (IoT). We are a team of wireless experts that love to work hard, innovate & invent. Together, we are building the world’s lowest power Wi-Fi technology that will enable billions of IoT devices to connect securely to the internet. We are a global team with offices in Sydney, Picton & Melbourne (Australia), Irvine & San Jose (USA), Bangalore (India), Cambridge (UK), Hangzhou & Shenzen (China), Taipei (Taiwan) and Tokyo (Japan).

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,530 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Sydney
$71k – $112k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Austria
C#
C++
Python
Visual Basic
Apply
$106k – $149k per year • Remote/Hybrid • Full-Time • 7+ years exp • Bachelor's Degree • Overland Park
Python
SQL
Databases
Amazon Redshift
Analytics
Power BI
Tableau
Marketing
Salesforce
Apply
$96k – $218k per year (Estimated) • Equity • In office • Full-Time • 8+ years exp • Toronto
Python
Databases
Databricks
Snowflake
AI/ML
AI Agents
AWS Bedrock
AWS Bedrock AgentCore
LLM
LLM Evaluation
DevOps
AWS
CI/CD
GCP
Apply
$150k per year • In office • Full-Time • New York
C++
Python
Apply
$16k – $60k per year (Estimated) • In office • Full-Time • PhD • Mumbai
Python
SQL
Python
pySpark
Databases
Presto
Snowflake
AI/ML
Dagster
Prefect
Spark
DevOps
Amazon S3
AWS
CI/CD
Analytics
ETL/ELT
Power BI
Tableau
Apply
Equity • In office • Full-Time • 5+ years exp
Python
DevOps
RTOS
Cybersecurity
Wireshark
IoT
FreeRTOS
Apply
$157k – $281k per year (Estimated) • Equity • In office • Full-Time • 10+ years exp • Bachelor's Degree • San Jose
Apply
DevOps Engineer 2 months ago
Equity • In office • Full-Time • Sydney
Bash
PowerShell
Python
AI/ML
Edge AI
DevOps
AWS
AWS Lambda
SLURM
HPC
IAM
Cybersecurity
ISO 27001
Microsoft Entra ID
Okta
Apply
$88k – $204k per year (Estimated) • In office • Full-Time • Irvine
Management
Confluence
Jira
Apply
Equity • In office • Full-Time • 3+ years exp • PhD
Chisel
MATLAB
Python
Scala
SystemVerilog
Verilog
Apply
$67k – $173k per year (Estimated) • In office • Full-Time • 3+ years exp • Sydney
AI/ML
AI Agents
Apply
$95k – $224k per year (Estimated) • In office • Full-Time • Sydney
PowerShell
Python
DevOps
AIOps
Amazon ECS
Ansible
AWS
Grafana
Prometheus
Terraform
VMWare
Cybersecurity
CyberArk
Apply
$96k – $227k per year (Estimated) • In office • Full-Time • Melbourne • Sydney
PowerShell
Python
DevOps
AWS
Azure
CI/CD
GCP
Incident Management
Kubernetes
Platform Engineering
Service Mesh
Terraform
Apply
In office • Full-Time • Sydney
Python
SQL
Databases
Databricks
Snowflake
AI/ML
AI Agents
Copilot
DevOps
AWS
Azure
GCP
GitHub
Apply
$108k – $240k per year (Estimated) • In office • Full-Time • Sydney
C#
JavaScript
Frontend
Next.js
React.js
DevOps
AWS
CI/CD
Rest API
Apply
See all jobs
This is one of many
368,530 more open roles from verified company boards, updated every day.