{"id":1276353,"url":"https://alion.io/job/moschip-senior-lead-engineer-asic-design","title":"Senior Lead Engineer - ASIC Design","company":{"id":2398746,"name":"MosChip","domain":"moschip.com","url":"https://alion.io/company/moschip","size_band":"501-1000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Keka","truth_index":{"grade":"C","score":56,"open_postings":34,"ghost_share":0.735,"stale_share":0,"repost_share":0,"time_to_fill_p50_days":null,"computed_at":"2026-10-12T06:55:09Z"}},"role":"Hardware","role_family":"Hardware","seniority":"lead","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Bengaluru, India"],"countries":["IN"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":27000,"max_usd":63000,"period":"year","method":"global_role_cell_scaled_by_country","sample_n":677},"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"SystemVerilog","optional":false},{"name":"Verilog","optional":false},{"name":"Formal Verification","optional":true}],"status":"live","first_seen_at":"2026-06-18T09:43:28Z","employer_posted_date":"2026-06-18","last_verified_at":"2026-10-12T12:26:46Z","board_verified":true,"closed_at":null,"days_open":116,"trust":{"level":"ghost","repost_count":0,"flags":["stale","company_stale"],"days_open":115},"description":"company Overview\n\n MosChip is a semiconductor and embedded system design company with a focus on Embedded, Turnkey ASICs, Mixed Signal IP, Semiconductor & Product Engineering and IoT solutions catering to Aerospace & Defense, Consumer Electronics, Automotive, Medical and Networking & Telecommunications.\nRequired Skills\nExperience in Logic design / RTL coding is a must.\nExperience is SoC design and integration for complex SoCs is a must.\nExperience in Verilog/System-Verilog is a must.\nExperience in Multi Clock designs, Asynchronous interface is a must.\nExperience in using the tools in ASIC development such as Lint and CDC.\nExperience in Synthesis / Understanding of timing concepts is a plus.\nExperience in ECO fixes and formal verification.\nShould have knowledge of AMBA protocols - AXI, AHB, APB, SoC clocking/reset architecture.\nExcellent oral and written communications skills.\nProactive, creative, curious, motivated to learn and contribute with good collaboration skills","description_format":"text","description_chars":983,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","Semiconductor IP & Chip Design Services"],"lifecycle":[{"event":"open","at":"2026-09-26T01:47:19Z"}],"visa":[],"liveness":{"score":8,"band":"cold","label":"Long shot","p_open":1,"p_active":0.29,"p_room":0.28,"age_days":115,"expected_fill_days":32,"reasons":["conf:1","stale_co","ghost","win:tail","crowd:"],"computed_at":"2026-10-12T06:55:09Z"},"pay":null,"html_url":"https://alion.io/job/moschip-senior-lead-engineer-asic-design","json_url":"https://alion.io/job/moschip-senior-lead-engineer-asic-design.json","meta":{"generated_at":"2026-10-12T15:34:02Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":24425,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-13T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":2398746},"rest":"https://alion.io/mcp/rest/get_company?id=2398746"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fmoschip-senior-lead-engineer-asic-design"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fmoschip-senior-lead-engineer-asic-design"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fmoschip-senior-lead-engineer-asic-design"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/moschip-senior-lead-engineer-asic-design\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fmoschip-senior-lead-engineer-asic-design"}]}