368,530open jobs
9,432companies
50,439added this week
Browse all
Location
Remote/Hybrid
Seniority
Senior
Overview
Company
Impact
Profile match
As a technology leader across mobile, fixed and cloud networks, our solutions enable a more productive, sustainable and inclusive world.

High-Speed Analog EDA/CAD Engineer:

Brief Description: Full-time position.

Infinera is seeking an EDA/CAD Engineer to support SiGE and CMOS research & development and chip design in the Optical Modules Group (OMG) located in Sunnyvale, CA.

Description:

Infinera is seeking an EDA/CAD Engineer to support and develop SiGe and CMOS design solutions for the high speed analog ASIC design team. The engineer will be hands-on with all phases of tool flow including foundry interface, PDK installation and support, tool evaluation and installation, layout, archive and tapeout. The engineer must be an expert in analog and mixed-signal circuit design flows and tools. Tasks will include significant tool and PDK customization and design team support. The self-motivated engineer must be able to anticipate problems and devise effective solutions.

Responsibilities:

  • Install, customize and support external vendor PDK’s for both SiGe and CMOS processes

  • Install, customize and support Custom IC and RF CAD environment for the design of high-speed (10-40 Gb/s), broad-band, mixed-signal, integrated circuits for fiber-based wireline applications.

  • Lead and contribute to the development of design standards, IC development processes, CAD tools and design flows.

  • Execute and support layout efforts including archive and tapeout processes

Minimum Expertise Requirements:

  • Expert in high-speed analog and mixed-signal IC design concepts and must demonstrate superior critical thinking skills, problem solving capabilities and engineering judgment.

  • Fluent with analog EDA front and back end tools

    • Cadence Virtuoso, ADE

    • Strong SKILL programming a must

    • Mentor Calibre (end user support and rule deck writing)

  • Detailed understanding of advanced high-speed analog & mixed-signal layout concepts

  • FlexLM license management

  • Strong UNIX/Linux knowledge

  • Not required but preferred

    • Perforce

    • Ocean scripting and advanced modelling and simulation knowledge

    • Linux OS support

Minimum Experience Requirements:

  • 5 years of experience working as a high-speed analog & mixed signal IC CAD professional is required

  • IC Technologies: High-speed IC technologies, including CMOS and bipolar.

  • IC Design Software:

    • Experience with configuring, documenting, and maintaining high speed analog IC design flows is a must.

    • Experience with transistor-level IC design and verification software, e.g. Cadence Composer, Cadence Virtuoso, Cadence Spectre, Virtuoso AMS, Mentor Calibre, Skill language, is a must.
  • General understanding of digital physical design flows, e.g. RTL coding, place and route, DRC/LVS verification.
  • Work Environment: Comfortable working in a fast-paced environment. Must be strong individual contributor, and also able to work as member of a small team. Must be able to support EPDA users and solve problems efficiently, effectively and rapidly.

Education Requirements:

  • BS 5+ years

  • MS 4+ years

  • PhD 3+ years

  • Install, customize and support external vendor PDK’s for both SiGe and CMOS processes
  • Install, customize and support Custom IC and RF CAD environment for the design of high-speed (10-40 Gb/s), broad-band, mixed-signal, integrated circuits for fiber-based wireline applications.
  • Lead and contribute to the development of design standards, IC development processes, CAD tools and design flows.
  • Execute and support layout efforts including archive and tapeout processes
  • 5 years of experience working as a high-speed analog & mixed signal IC CAD professional is required

  • IC Technologies: High-speed IC technologies, including CMOS and bipolar.

  • IC Design Software:

    • Experience with configuring, documenting, and maintaining high speed analog IC design flows is a must.

    • Experience with transistor-level IC design and verification software, e.g. Cadence Composer, Cadence Virtuoso, Cadence Spectre, Virtuoso AMS, Mentor Calibre, Skill language, is a must.
  • General understanding of digital physical design flows, e.g. RTL coding, place and route, DRC/LVS verification.
  • Work Environment: Comfortable working in a fast-paced environment. Must be strong individual contributor, and also able to work as member of a small team. Must be able to support EPDA users and solve problems efficiently, effectively and rapidly.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,530 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
In your city
$21k – $63k per year (gross) • In office • Full-Time
Chips/EDA
Cadence Innovus
Cadence Virtuoso
Synopsys Custom Compiler
Synopsys Design Compiler
Synopsys IC Compiler II
Synopsys PrimeTime
Apply
$21k – $63k per year (gross) • In office • Full-Time • Bachelor's Degree • Saint Petersburg
Chips/EDA
Cadence Innovus
Cadence Virtuoso
Synopsys Custom Compiler
Synopsys Design Compiler
Synopsys IC Compiler II
Synopsys PrimeTime
Apply
$45k – $108k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Mexico
DevOps
HPC
Chips/EDA
Cadence Virtuoso
Apply
$77k – $149k per year (Estimated) • In office • Full-Time • 2+ years exp • Master's Degree • Folsom • Richardson
Perl
Python
Chips/EDA
Cadence Pegasus
Siemens Calibre
Synopsys IC Validator
Apply
$102k per year • Remote/Hybrid • Full-Time • Reutlingen
Verilog
Chips/EDA
Cadence Virtuoso
Apply
In office • Master's Degree
SQL
C#
C#
.NET
Databases
MySQL
DevOps
Azure
Azure DevOps
Bitbucket
Apply
In office • Bachelor's Degree
C++
Python
Cybersecurity
Tcpdump
Wireshark
Apply
In office
Rust
Cybersecurity
Tcpdump
Wireshark
Apply
Remote/Hybrid
Apply
In office
C++
Python
C++
Google Test
STL
AI/ML
LLM
DevOps
Git
Apply
See all jobs
This is one of many
368,530 more open roles from verified company boards, updated every day.