1,485,926open jobs
89,786companies
226,804added this week
Browse all
Salary
$140k – $250k per year
Location
Hybrid (Austin, Santa Clara, United States)
Seniority
Staff · 15+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 12, 2026. First seen by Alion on Sep 18, 2026.

Overview
Company
Impact
Profile match
NUVACORE is designing a new general-purpose CPU core for the sustained, intensive demands of AI infrastructure and agentic computing, not the workloads of the past.
Backed by Sequoia Capital

Nuvacore is building a ground-up high performance, low-power CPU for next-generation compute workloads. As Design Verification Lead you will lead the team verifying functionality and correctness of the CPU design. You will be responsible for all phases of pre-silicon verification as well as preparing for post-silicon verification.

THE ROLE

As a CPU Design Verification (DV) Lead, you will lead the team that is driving efforts in all the following areas:

  • Building test environments which target every aspect of the CPU unit, core, or system. Your goal is to find every weakness and flaw in the design using proven verification techniques.

  • Develop methodology and flows for running simulations and generate all regression results and debug information.

  • Create test stimulus and relevant coverage metrics at both the unit and top level that fully stresses all corners of the design

  • Develop golden models and checkers at unit and top level as part of test bench infrastructure

  • Triage issues and write up detailed bug reports to assist the CPU design team in fixing design issues.

  • Develop and write detailed test plans for the CPU units, core, or system.

  • Develop DV methodologies and best practices for the team.

  • Test and debug the performance of a CPU against the performance model.

  • Writing tests in ASM, C, C++, or other to test the CPU’s correctness according to the test plan

  • Leverage formal methods and tools as another approach to determining design correctness

  • Verification and testing of the gate level design of the CPU.

  • Set up and leverage accelerated test environments such as emulation for high performance design testing

MINIMUM QUALIFICATIONS

  • BS or MS with 15+ years experience in CPU verification

  • Understanding in architecture and design practices and the trade-offs in verifying CPU designs.

  • Experience with one or more of RISC-V, ARM64, or x86 ISA

  • Strong communication skills and aptitude in debugging and breaking things in CPUs

  • Experience in C, C++, System Verilog, scripting and other languages such as Perl or Python

  • Experience managing and mentoring DV engineers

REQUIREMENTS - PREFERRED

  • Years of expertise in multiple areas of CPU verification including unit level testing, top level testing, emulation, formal verification, coverage metrics

  • Expertise in one or more areas of CPU microarchitecture including instruction fetch, branch prediction; instruction decoding, scheduling and register renaming; out-of-order execution; integer and floating point execution; load/store execution; prefetching; cache and memory subsystems; translation and memory management; memory coherence and ordering; power and thermal management; and clocking / reset design

  • Strong background in low power microarchitecture and high-performance verification techniques, with a proven track record of verification and sign-off on multiple CPU programs.

  • Experience managing large (20+) person design verification teams

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,485,926 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Austin
≈ $190k – $344k per year (Estimated) • In office • 10+ years exp • Beaverton
Python
Perl
AI/ML
PyTorch
Self-Supervised Learning
Chips/EDA
Cadence Virtuoso
Cadence Innovus
Apply
≈ $213k – $384k per year (Estimated) • In office • 10+ years exp • Waltham
Python
Perl
AI/ML
PyTorch
Self-Supervised Learning
Chips/EDA
Cadence Virtuoso
Cadence Innovus
Apply
≈ $210k – $379k per year (Estimated) • In office • 10+ years exp • Austin
Python
Perl
AI/ML
PyTorch
Self-Supervised Learning
Chips/EDA
Cadence Virtuoso
Cadence Innovus
Apply
≈ $128k – $231k per year (Estimated) • Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Novi
Python
MATLAB
MATLAB
Simulink
Apply
$167k – $209k per year • Equity • In office • 5+ years exp • Bachelor's Degree • Palo Alto
Apply
Hybrid • Full-Time • Mumbai
Python
SQL
Management
Agile
Apply
DevOps Engineer 3 hours ago
≈ $55k – $147k per year (Estimated) • Hybrid • Full-Time • Sydney
Python
Databases
PostgreSQL
DynamoDB
Amazon Aurora
AI/ML
AWS Bedrock
AWS Bedrock AgentCore
DevOps
CloudFormation
Datadog
Git
AWS
Bitbucket
AWS Lambda
Amazon EC2
Amazon S3
IAM
Amazon ECS
Amazon CloudWatch
Linux
DNS
Management
Jira
Apply
≈ $16k – $35k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • New Taipei
Python
MATLAB
Chips/EDA
Cadence Allegro
Apply
≈ $36k – $56k per year (Estimated) • In office • Part-Time • Hagenberg im Mühlkreis
Python
AI/ML
Machine Learning
DevOps
Kubernetes
Apply
In office • Part-Time • Hagenberg im Mühlkreis
C++
DevOps
CI/CD
Git
GitLab
Apply
$140k – $200k per year • Hybrid • Full-Time • Bachelor's Degree • Austin • Santa Clara
Python
Verilog
C++
SystemVerilog
Perl
Chips/EDA
Formal Verification
Apply
$140k – $250k per year • Hybrid • Full-Time • 15+ years exp • United States • Canada
C
C
GCC
DevOps
CI/CD
QEMU
Apply
$140k – $300k per year • Hybrid • Full-Time • Austin • Santa Clara
Python
Verilog
C++
Perl
Chips/EDA
Formal Verification
Apply
Lead SOC Architect 20 days ago
$200k – $300k per year • Hybrid • Full-Time • 20+ years exp • Master's Degree • United States • Canada • India
Apply
$140k – $250k per year • Hybrid • Full-Time • 15+ years exp • Austin • Bengaluru • Markham • Santa Clara
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Cadence JasperGold
Formal Verification
Synopsys VC Formal
Apply
See all jobs
This is one of many
1,485,926 more open roles from verified company boards, updated every day.