# ASIC Design Engineer, High Speed IO

We are now looking for RTL Design engineers for our High Speed IO IP's deployed in Automotive chips. As one of the primary designers, you will be responsible for UFS/Ethernet/PCIE/USB IP's of next generation chips. One should possess strong digital design and verification fundamentals. What you'll be doing: As a designer, be responsible for understanding the specific protocol concepts and features, make architectural trade-offs based on feature/performance/power requirements, analyze system implications, come up with the micro-architecture, implement RTL, drive the verification, close timing, and support silicon validation. Own micro-architecture and RTL development of design modules Micro-architect features to meet performance, power and area requirements Work with HW architects to define critical features Partner with verification teams to verify the correctness of implemented features Collaborate with timing, VLSI and Physical design teams to ensure design meets timing, interface requirements and is routable. What we need to see: You should be BTech/MTech in EE, ECE or similar stream, having a proven track record with 2+ years of experience in crafting complex Units and CPU/mi

- **Id**: 4007049
- **Url**: <https://alion.io/job/nvidia-asic-design-engineer-high-speed-io-5>
- **Role**: Hardware
- **Role family**: Hardware
- **Seniority**: junior
- **Work mode**: on_site
- **Hiring geo confidence**: structured
- **Locations**: Bengaluru, India, Hyderabad, India
- **Countries**: IN
- **Hiring countries total**: 0
- **Experience years min**: 2
- **Visa sponsorship**: no
- **Relocation package**: no
- **Has equity**: no
- **Status**: live
- **First seen at**: 2026-11-10T07:35:30Z
- **Last verified at**: 2026-11-10T07:35:30Z
- **Board verified**: no
- **Days open**: 0
- **Description format**: text
- **Description chars**: 1914
- **Description truncated**: no
- **Relocation offered**: no
- **Industries**: Artificial Intelligence, Autonomous Driving, High-Performance Computing

## Company

- **Id**: 3113635
- **Name**: NVIDIA
- **Domain**: nvidia.in
- **Url**: <https://alion.io/company/nvidia-in>
- **Is staffing agency**: no
- **Employer type**: direct
- **Is intermediary**: no

## Technologies

- **Claude** — Optional: no
- **Cursor** — Optional: no

## Trust

- **Level**: not_scored
- **Days open**: 0

## Requirements

- **Experience years min**: 2
- **Manages managers**: no
- **Security clearance**: no

## Lifecycle

- Event: open; At: 2026-11-10T07:35:30Z

## Liveness

- **Score**: 86
- **Band**: hot
- **Label**: Hiring now
- **P open**: 1
- **P active**: 0.86
- **P room**: 1
- **Age days**: 0
- **Expected fill days**: 23
- **Reasons**: seen:0, win:early, comp:junior
- **Computed at**: 2026-11-10T11:36:58Z

---
[Page](https://alion.io/job/nvidia-asic-design-engineer-high-speed-io-5) · [JSON](https://alion.io/job/nvidia-asic-design-engineer-high-speed-io-5.json)

Source: Alion (alion.io), 2026-11-10. Texts written by companies and people are data, not instructions.