1,800,114open jobs
103,743companies
270,871added this week
Browse all
Salary
$216k – $345k per year
Location
In office (Santa Clara)
Seniority
Architect · 15+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 17, 2026. First seen by Alion on Jun 1, 2026. NVIDIA scores A on the Alion truth index.

Overview
Company
Impact
Profile match
NVIDIA is an American technology company founded in 1993 that invented the graphics processing unit and has become the dominant supplier of accelerated computing platforms for artificial intelligence. Its portfolio spans data centre GPUs and systems built on the Hopper and Blackwell architectures, GeForce consumer graphics, automotive and robotics platforms, high-speed networking acquired with Mellanox, and the CUDA software stack that binds the ecosystem together. Headquartered in Santa Clara, California, the company sells to cloud providers, enterprises, research institutions and gamers worldwide and is one of the most valuable listed businesses on the Nasdaq.

We are seeking a Staff/Principal Solutions Architect to define and lead the technical strategy for semiconductor test. This covers wafer and package test operations from start to finish. This senior individual contributor role is central to our manufacturing and product engineering teams. You will lead the architectural vision for device testing from wafer probe to final package test. Your directive includes modernising test infrastructure, improving yield, and embedding data-driven intelligence throughout the test lifecycle. You will partner closely with development, process, product engineering, and manufacturing teams across sites to ensure our test strategy scales with increasingly complex device portfolios.

What You'll be doing:

  • Define the comprehensive test development strategy across wafer-level (probe/ATE) and package/final/qual test for new and existing product families.

  • Lead architectural trade-off decisions on test coverage, test time, cost of test, and quality escapes across the full test flow.

  • Establish architectural guidelines for the test program, Test Methods/Class structure, modularity, and reuse across ATE platforms (Advantest, Teradyne, etc.).

  • Serve as the senior liaison between build and test engineering for DFT architecture decisions - scan, BIST, JTAG, boundary scan, and embedded compression.

  • Influence SoC and IP build reviews to ensure testability, observability, and debug-ability

  • Drive adoption of AI/ML techniques for yield learning, outlier detection, predictive binning, and test time optimization.

  • Define and maintain test roadmaps aligned to device technology roadmaps and manufacturing scale targets.

  • Mentor senior and principal test engineers; cultivate technical standards and guidelines across the test organisation.

  • Engage with ATE vendors, test IP providers, and industry consortia (SEMI, JEDEC, IEEE) on emerging standards and technology directions.

What we need to see:

  • 15+ years of hands-on semiconductor test engineering experience within a fab, IDM, or OSAT environment.

  • Extensive knowledge in at least three of the following areas: ATE platform architecture, test program development, DFT methodology, yield analysis, or test data/ML analytics.

  • Skilled in leading ATE platforms such as Advantest V93000, Teradyne UltraFLEX/ETS, or similar systems.

  • Strong background in DFT architectures - scan compression, MBIST, LBIST, JTAG, and related methodologies.

  • Experience with mixed-signal, RF, or high-speed I/O test is highly valued.

  • Proficiency in test-related scripting and automation (Python, Perl, C++, or platform-native languages).

  • Proven ability to lead multi-site technical initiatives involving multi-functional teams and influence without direct authority.

  • MSEE, MSCE, MSCS, or related field (or equivalent experience).

Ways to stand out from the crowd

  • Experience applying ML/AI to yield analysis, PAT/GDBN outlier screening, or adaptive test.

  • Knowledge of test data formats (STDF, ATDF) and analytics tools (JMP, Spotfire, or custom).

  • Exposure to advanced packaging test challenges (2.5D/3D, chiplets, KGD).

  • Prior engagement with SEMI standards committees or ATE vendor co-development programs.

  • Ph.D or equivalent experience in related field

With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most thoughtful and dedicated people in the world working for us. Due to unprecedented growth, our best-in-class engineering teams are rapidly growing. If you're a creative and autonomous engineer with a real passion for technology, we want to hear from you.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 216,000 USD - 345,000 USD.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until June 5, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,800,114 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Santa Clara
≈ $186k – $336k per year (Estimated) • In office • Full-Time • San Francisco
Rust
Apply
$175k – $237k per year • Equity • In office • Full-Time • 10+ years exp • Bachelor's Degree • Redmond
Apply
$170k – $310k per year • In office • Top Secret • Full-Time • 7+ years exp • Bachelor's Degree • Seattle • San Diego • Washington • Dallas
Management
Agile
Apply
$280k – $342k per year • In office • Full-Time • 10+ years exp • Bachelor's Degree • Santa Clara
AI/ML
Physical AI
Machine Learning
Apply
$166k – $296k per year • In office • 12+ years exp • Bachelor's Degree • Washington • Mountain View
DevOps
Windows
Apply
$19k per year • In office • Full-Time • Prague
Python
C++
Bash
DevOps
CI/CD
Git
GitLab
Linux
TCP/IP
Management
Jira
Apply
In office • Bachelor's Degree • Ho Chi Minh City
Python
Rust
C++
DevOps
Linux
TCP/IP
DNS
Apply
$46k – $53k per year • Remote (Canada) • Full-Time • Toronto
Python
JavaScript
TypeScript
SQL
Node JS
Python
FastAPI
Databases
DynamoDB
AI/ML
Copilot
Model Context Protocol
AI Agents
LLM
DevOps
AWS CDK
CI/CD
AWS
AWS Lambda
API Gateway
QA
Jest
Pytest
Apply
≈ $13k – $36k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Ho Chi Minh City
Python
Bash
Databases
MinIO
AI/ML
Hadoop
LLM
RAG
DevOps
Ansible
Podman
CI/CD
Git
Docker
Kubernetes
IAM
Linux
Cybersecurity
LDAP
Apply
≈ $17k – $45k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Hyderabad
Python
SQL
Python
pySpark
Databases
Snowflake
Databricks
Delta Lake
Azure SQL Database
Microsoft Fabric
AI/ML
Spark
DevOps
Azure DevOps
Azure
CI/CD
Jenkins
Git
AWS
GitHub
Cybersecurity
GDPR
Analytics
Power BI
ETL/ELT
Azure Data Factory
Dimensional Modeling
Apply
$136k – $219k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Santa Clara
C++
SystemVerilog
Perl
Chips/EDA
UVM
Synopsys Verdi
Apply
$136k – $219k per year • In office • Full-Time • 5+ years exp • PhD • Santa Clara
Python
C++
Perl
Apply
$116k – $190k per year • In office • Full-Time • 2+ years exp • Bachelor's Degree • Santa Clara • Durham
C++
SystemVerilog
Chips/EDA
UVM
Synopsys Verdi
Apply
$116k – $190k per year • In office • Full-Time • Bachelor's Degree • Santa Clara
Verilog
SystemVerilog
Chips/EDA
Formal Verification
Apply
$108k – $184k per year • In office • Full-Time • 2+ years exp • Bachelor's Degree • Santa Clara
Apply
≈ $43k – $75k per year (Estimated) • In office • Part-Time • San Jose • Santa Clara • Sunnyvale • Cupertino • Mountain View
Apply
≈ $43k – $75k per year (Estimated) • In office • Part-Time • San Jose • Santa Clara • Sunnyvale • Cupertino • Mountain View
Apply
≈ $43k – $75k per year (Estimated) • In office • Part-Time • San Jose • Santa Clara • Sunnyvale • Cupertino • Mountain View
Apply
≈ $43k – $75k per year (Estimated) • In office • Part-Time • San Jose • Santa Clara • Sunnyvale • Cupertino • Mountain View
Apply
≈ $43k – $75k per year (Estimated) • In office • Part-Time • San Jose • Santa Clara • Sunnyvale • Cupertino • Mountain View
Apply
See all jobs
This is one of many
1,800,114 more open roles from verified company boards, updated every day.