1,798,321open jobs
103,696companies
269,923added this week
Browse all
Salary
≈ $55k – $126k per year (Estimated)
Location
In office (Shanghai)
Seniority
Senior · 8+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 17, 2026. First seen by Alion on Oct 12, 2026. NVIDIA scores A on the Alion truth index.

Overview
Company
Impact
Profile match
NVIDIA is an American technology company founded in 1993 that invented the graphics processing unit and has become the dominant supplier of accelerated computing platforms for artificial intelligence. Its portfolio spans data centre GPUs and systems built on the Hopper and Blackwell architectures, GeForce consumer graphics, automotive and robotics platforms, high-speed networking acquired with Mellanox, and the CUDA software stack that binds the ecosystem together. Headquartered in Santa Clara, California, the company sells to cloud providers, enterprises, research institutions and gamers worldwide and is one of the most valuable listed businesses on the Nasdaq.

NVIDIA has transformed computer graphics, PC gaming, and accelerated computing for more than 25 years. Today, our GPUs power advances in AI, Datacenter, Gaming, Robotics, Automotive, and scientific discovery.

NVIDIA’s Silicon Co-Design Group (SCG) takes GPU, SoC, and CPU programs from first power-on to high-volume production. We sit at the crossroads of architecture, design, marketing, operations, and productization across Datacenter, Gaming, Robotics, Automotive, and Embedded markets.

We are hiring a Senior Circuit Characterization Engineer to define and drive post-silicon circuit setting and performance across NVIDIA’s GPU and SoC product families. You will own the characterization of analog, digital, and mixed-signal circuits from first silicon through production - translating lab measurements into design improvements, guardband recommendations, and product-shipping decisions. This is not a test-and-report role - you will own analysis from hypothesis through root cause, simulation correlation, and confirmed design impact. Great work turns complex silicon behavior into faster, more power-efficient, and more predictable products.

What you’ll be doing:

  • Own Silicon Circuit bringup from first power on through production to optimize performance, power, yield, and quality for the world’s fastest products across process, voltage, and temperature corners.
  • Drive circuit characterization for critical on-die circuits including SRAM, PLL/DLL, clock distribution, voltage regulators, I/O interfaces, and on-die sensors - correlating measured silicon behavior with pre-silicon simulations to close the design loop.
  • Design experiments, execute test plans, and build models that isolate circuit-level bottlenecks。
  • Lead multi-functional root-cause closure across architecture, design, validation, software/firmware, power and thermal, reliability, ATE, product management, manufacturing, and operations, own fixes through confirmation.
  • Analyze production-silicon data across PVT corners and binning populations to quantify guardbands, yield trade-offs, and circuit optimization opportunities that feed directly into product definition and future architecture decisions.
  • Establish reusable automation, data analysis pipelines, and visualization tools that improve characterization coverage, execution efficiency, and debug velocity across simultaneous product.

What we need to see:

  • BS or MS degree in Electrical Engineering, Computer Engineering, or equivalent experience.
  • 8+ years of hands-on experience in post-silicon circuit characterization, silicon bring-up, or circuit validation on complex SoC or GPU products.
  • Deep understanding of analog, digital, and mixed-signal circuit behavior - including SRAM, PLL, clock networks, voltage regulators, I/O circuits, and on-die sensors.
  • Hands-on lab proficiency with oscilloscopes, spectrum analyzers, DAQ systems, source meters, high-speed probing, and tester-to-system correlation workflows.
  • Strong background in power supply and substrate noise analysis - chip- and board-level dI/dt characterization, PDN impedance, droop measurement, and mitigation techniques.
  • Proficiency in Python and scripting for automation, data analysis, and tool development; familiarity with C/C++ is a plus.
  • Excellent problem-solving skills and a collaborative mindset - demonstrated ability to drive alignment across multi-site, cross-functional teams including offshore engineering organizations.

Ways to stand out from the crowd:

  • Experience characterizing circuits at advanced process nodes on large-scale GPU or datacenter SoC products.
  • Background in on-die noise measurement methodology - NMEAS, worst-case noise test development, noise watermarking, or Bayesian/ML-driven characterization optimization.
  • Familiar with product binning methods, frequency-voltage optimization, guardband analysis, and statistical techniques for characterization data at scale.
  • Experience with pre-silicon circuit simulation tools (SPICE, timing analysis) and silicon-to-simulation correlation workflows that close the loop between design and characterization.
  • Explore creative ways to integrate AI insights into continuous improvement analysis, debug, workflow, utilize AI-driven method for silicon circuit optimization.

NVIDIA is the world leader in accelerated computing, powering AI, gaming, robotics, autonomous systems, and scientific discovery. We invest in our people with competitive benefits, continuous learning, and a team where everyone can do their best work.

NVIDIA is committed to fostering a diverse work environment and is proud to be an equal opportunity employer. We do not discriminate on the basis of race, color, national origin, gender, gender identity, sexual orientation, religion, age, marital status, veteran status, disability, or any other legally protected status.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,798,321 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Shanghai
≈ $37k – $84k per year (Estimated) • In office • Full-Time • 5+ years exp • Shenzhen
Apply
≈ $38k – $86k per year (Estimated) • In office • Full-Time • 5+ years exp • Shenzhen
C++
DevOps
RTOS
eBPF
Linux
TCP/IP
Wi-Fi
Cybersecurity
Wireshark
Tcpdump
Apply
≈ $28k – $65k per year (Estimated) • In office • Full-Time • 3+ years exp • Beijing
C++
DevOps
TCP/IP
Apply
≈ $30k – $70k per year (Estimated) • In office • Full-Time • 3+ years exp • Shenzhen
Apply
FPGA验证工程师 5 days ago
≈ $38k – $86k per year (Estimated) • In office • Full-Time • 5+ years exp • Shenzhen
Python
C++
Chips/EDA
Siemens QuestaSim
Siemens ModelSim
Apply
≈ $34k – $86k per year (Estimated) • In office • 5+ years exp • Shanghai
Apply
≈ $26k – $71k per year (Estimated) • In office • Shanghai
Apply
In office • Shanghai
Apply
≈ $43k – $99k per year (Estimated) • In office • 8+ years exp • Shanghai
Apply
≈ $34k – $86k per year (Estimated) • In office • 5+ years exp • Shanghai
Apply
See all jobs
This is one of many
1,798,321 more open roles from verified company boards, updated every day.