{"id":122387,"url":"https://alion.io/job/omni-design-technologies-verification-engineering-leadmanager-2","title":"Verification Engineering Lead/Manager","company":{"id":8204,"name":"Omni Design Technologies","domain":"omnidesigntech.com","url":"https://alion.io/company/omni-design-technologies","size_band":"201-500","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Lever","truth_index":{"grade":"D","score":40,"open_postings":46,"ghost_share":1,"stale_share":0,"repost_share":0,"time_to_fill_p50_days":null,"computed_at":"2026-10-21T05:46:15Z"}},"role":"Hardware","role_family":"Hardware","seniority":"lead","employment_type":"full_time","work_mode":"hybrid","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Hyderabad, India"],"countries":["IN"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":24000,"max_usd":55000,"period":"year","method":"global_role_cell_scaled_by_country","sample_n":741},"experience_years_min":3,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"C++","optional":false},{"name":"Linux","optional":false},{"name":"Perl","optional":false},{"name":"Python","optional":false},{"name":"Synopsys Verdi","optional":false},{"name":"SystemVerilog","optional":false},{"name":"UVM","optional":false},{"name":"Verilog","optional":false}],"status":"live","first_seen_at":"2025-01-06T16:56:40Z","employer_posted_date":"2025-01-06","last_verified_at":"2026-10-21T23:35:54Z","board_verified":true,"closed_at":null,"days_open":653,"trust":{"level":"ghost","repost_count":0,"flags":["stale","company_stale"],"days_open":652},"description":"The position involves designing, developing and deploying UVM based Testbenches for multi-core, multi-threaded processor subsystems with emphasis on verifying and signing off performance and power along with functionality for mixed signal SOC. The candidate should have worked on architecture of chip-level testbenches and verification of SoCs and chipsets with ARM/RISC-V processor technology and AMBA AHB/AXI/APB along with high-speed interfaces like PCIe, MIPI, USB, Ethernet, Mobile DDR and Quad/Octa-SPI and peripheral interfaces like SDIO, UART, I2S, I2C, PWM, QEI, CAN, Ethernet, PCIe, UCIe as well as Mixed Signal AMS simulation environment.\nRole and Responsibilities\n· Lead the SOC and Mixed signal verification team and efforts\n· Build capable verification team and manage the tasks and the team to get to tape out on agreed upon schedule and to Production with Agreed upon turns. Revision 0 Silicon success is highly desired.\n· Develop and signoff on test plans and test cases\n· Strong knowledge of digital design and two or three of AMBA AHB/AXI/APB based SoC Architecture, ADC/DAC, PCIe, Ethernet, CAN, LPDDR interfaces.\n· strong knowledge of Verilog, System Verilog, UVM, C/C++\n· Experience in usage of assertions, constrained random generation, functional/code coverage \n· Knowledge of scripting languages like Perl, Python, TCL, Linux shells to achieve automation of verification methodologies and flows\n· Analytical debugging skills\n· Excellent team building and management skills\nQualifications and Skills\n· BS in EE with 3+ years of experience or MS in EE with 1+ year experience\n· Knowledge of at least one of high-speed interfaces like USB, MIPI, PCIe, Ethernet, DP, \n· Knowledge of two or three of peripheral interfaces like SDIO, UART, I2S, I2C, PWM, SPI\n· Experience managing a verification team \n· Strong knowledge with ASIC Simulation Tool & Verification Language: all sign-off simulators, Verdi/Siloti\n· Fluent in verification languages such as UVM/OVM/System Verilog, Vera, Verilog\n· Experience in writing Test-plans and creating directed and random test cases\n· Strong scripting skills in Perl, Python, Linux shells etc.\n· Strong problem-solving skill to quickly identify and provide solution under tight schedule pressure\n· Strong analytical problem solving and attention to details\n· Team player with interest in filing up gaps in product development as needed\n· Good written and verbal communication skills\n· Good technical documentation skills\n· Good interpersonal skills, self-motivated, self-starter\nExpectations\nDevelop the Test benchses for AMS and FC simulations\nBe UPF Aware.\nDevelop the tests to get 95+% coverage for the simulations\nWork with Design team to debug any failures\nIntegrate and run the BIST and DFT gate level sims.\nDo code, line and toggle coverage and other metrics.\nRun daily and weekly regressions and publish results\nResponsible for FC RTL, Gate level simulations\nBe a mentor and lead a team of Verification engineers\nWork with Systems and Test engineering team to help validate the parts and release them to production","description_format":"text","description_chars":3078,"description_truncated":false,"requirements":{"experience_years_min":3,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[{"name":"India","iso":"IN","kind":"country"}],"hiring_excludes":[],"relocation_offered":false,"industries":["Analog & Power Semiconductors","Semiconductor IP & Chip Design Services"],"lifecycle":[{"event":"open","at":"2025-01-06T16:56:40Z"}],"visa":[],"liveness":{"score":7,"band":"cold","label":"Long shot","p_open":1,"p_active":0.251,"p_room":0.28,"age_days":652,"expected_fill_days":33,"reasons":["conf:1","stale_co","ghost","win:tail","crowd:"],"computed_at":"2026-10-21T05:46:15Z"},"pay":null,"html_url":"https://alion.io/job/omni-design-technologies-verification-engineering-leadmanager-2","json_url":"https://alion.io/job/omni-design-technologies-verification-engineering-leadmanager-2.json","meta":{"generated_at":"2026-10-22T02:37:03Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":2115,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-23T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":8204},"rest":"https://alion.io/mcp/rest/get_company?id=8204"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fomni-design-technologies-verification-engineering-leadmanager-2"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fomni-design-technologies-verification-engineering-leadmanager-2"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fomni-design-technologies-verification-engineering-leadmanager-2"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/omni-design-technologies-verification-engineering-leadmanager-2\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fomni-design-technologies-verification-engineering-leadmanager-2"}]}