368,941open jobs
9,452companies
47,951added this week
Browse all
Salary
$105k – $214k per year (Estimated)
Location
In office (Cork)
Seniority
Architect · 12+ years exp
Overview
Company
Impact
Profile match
Headquartered in Scottsdale, Arizona, Onsemi is a global semiconductor manufacturer specializing in intelligent power and intelligent sensing technologies. The company designs and produces silicon carbide power modules, image sensors, MOSFETs, and mixed-signal integrated circuits engineered for high-efficiency applications. Additionally, it primarily serves the automotive and industrial markets, providing critical hardware for electric vehicle powertrains, advanced driver-assistance systems (ADAS), and renewable energy infrastructure.

Job Summary:

ON Semiconductor is seeking a self-driven and motivated professional with a stellar record of innovation to join an IP Center-Of-Excellence in the Analog Mixed Signal Group. As a digital architect in the IP Center of excellence you will have the opportunity to impact on the next generation digital & mixed signal innovations in multiple business units spanning across the whole of the group. You will be working with a world-class team of professionals focusing on developing the power-management (PMU) and clock management (CMU) platform IP sub-systems that will be used by all product lines across multiple business units as well as standalone discrete products.

Performance Objectives:

onsemi’s System Resources IP Center of Excellence is hiring an experienced Digital architect to help us develop IP(s) & sub-systems for next generation Automotive, Industrial & Medical products. The successful candidate will develop state machines and control system of digital IPs or complex mixed-signal sub-systems comprises of several analog and digital blocks. Experience with mixed signal simulation, verilog modelling and signal path optimization is highly desirable. Analytical approach to problem solving is required. CMOS designs provide challenging learning opportunities where performance, power and reliability are all pushed to the limit while maintaining product execution schedule

  • Close collaboration with system architects and product definers to develop RTL that can be scaled for different needs and reused across various product types
  • Architect the digital control system of various mixed signal modules focusing on reusability and versatility while maintaining performance edge and product differentiation
  • Understanding of mixed-signal design concepts like clock jitter, voltage levels and their impact in a digital system
  • Basic understanding of operating principal of analog building blocks like PLLs, power-on-reset modules, clocking circuits etc. and ability to create behavioral model of such IPs
  • Define standard interfaces across digital systems or mixed signal systems focusing on future extension and reusability
  • The candidate will work on digital design architecture implementation, low power design, synthesis and timing analysis
  • Implement Digital On Top (DOT) for SoC design using sub-system IPs and analog IPs.
  • The candidate will be able to work as part of a large and focused team of engineers and will be able to collaborate successfully as needed with design architects, digital verification, project management, and digital and analog design teams in multiple worldwide geographies
  • Implement micro-architecture to RTL implementation with the refining of features requirements throughout the design process
  • Works with validation team for pre-silicon platforms like SOCV, Emulation, FPGA.
  • Owns technical outcome of design, verification, implementation, and execution of Power Management ICs with complexities that can span from simple power converters to complex designs, control loops, and digital interfaces
  • Understand project goals, execute with realistic schedule, report status of progress and understand clarity of project details and milestones
  • Get involved in Customer issues, production issues, FW and System development, Failure Analysis
  • Support post-silicon validation activities for your designs.
  • Mentor junior engineers

Qualifications/Requirements

  • BS in Electrical Engineering or related + 12 years of experience, or MS + 10 years of experience in working and leading Digital Design, Architecture and ASIC/Mixed signal chip developments
  • The ideal candidate should have thorough understanding of the end-to-end digital design flow in order to accurately and efficiently collaborate with all members of the technical staff, both analog and digital, regarding overall project development progress and status
  • Solid understanding of RTL design, CDC, ASIC synthesis, timing analysis and CDC, P&R, UPF, ATPG generation and system Verilog (assertion)
  • Solid understanding of Verilog, TCL and Perl/Python/XML programming languages
  • Experience of using AI/ML in Digital Design
  • Experience in developing ASIC/Mixed signal ICs for various Power Converters such as multiphase converter, DC-DC PMIC/POL, AC-DC converters, LED/SiC, Motor/MOSFET drivers
  • Analog design experience and proficiency in verification, documentation, and post-silicon validation. Includes broad understanding of integrated circuit design such as amplifiers, filters, BGAP circuits, oscillators etc.
  • In-depth knowledge of semiconductor devices like MOS transistors, BJTs etc.
  • Knowledge with behavioral top-level modeling and mixed signal verification methodology.
  • Knowledge of UNIX/Linux working environment
  • Knowledge of multiple semiconductor design tools like Matlab, Spectre, Spice, Cadence design environment. AMS simulation experience is a plus.
  • Excellent written and oral communication.
  • Proven ability to work independently and in teams.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,941 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Cork
RTL Design Engineer 7 hours ago
$87k – $168k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Austin • Phoenix • Hillsboro
Assembly
Perl
Python
SystemVerilog
Verilog
VHDL
Chips/EDA
Synopsys Design Compiler
Apply
$84k – $163k per year (Estimated) • In office • Full-Time • 1+ year exp • Bachelor's Degree • Folsom
SystemVerilog
Verilog
Chips/EDA
UVM
Apply
In office • Internship • Hyderabad
Perl
Python
Verilog
Apply
$115k – $228k per year (Estimated) • Remote/Hybrid • 6+ years exp • Bachelor's Degree • Scottsdale
MATLAB
SystemVerilog
TCL Scripting
Verilog
VHDL
MATLAB
Simulink
AI/ML
Claude
Claude Code
Copilot
Cursor
Quantization
DevOps
Git
GitHub
Chips/EDA
HDL Coder
Xilinx Vivado
Apply
$110k – $219k per year (Estimated) • Equity • Remote/Hybrid • 6+ years exp • Bachelor's Degree • Boston
MATLAB
SystemVerilog
TCL Scripting
Verilog
VHDL
MATLAB
Simulink
AI/ML
Claude
Claude Code
Copilot
Cursor
Quantization
DevOps
Git
GitHub
Chips/EDA
HDL Coder
Xilinx Vivado
Apply
$110k – $218k per year (Estimated) • In office • 3+ years exp • Master's Degree • Scottsdale
AI/ML
AI Agents
FastAI
PyTorch
Robotics
Digital Twin
Chips/EDA
Ansys HFSS
Ansys SIwave
Design
SolidWorks
Apply
$100k – $198k per year (Estimated) • In office • Master's Degree • Raleigh
C++
Verilog
VHDL
Apply
In office • 2+ years exp • Master's Degree
Verilog
Apply
INTERN 2 days ago
In office • Internship • Bratislava
JavaScript
PHP
Python
TypeScript
Frontend
React.js
DevOps
CI/CD
Docker
Kubernetes
Apply
In office • 7+ years exp • Bachelor's Degree • Lapu-Lapu
C++
Apply
$51k – $111k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Cork
Bash
Node JS
PowerShell
Python
JavaScript
AI/ML
AI Agents
DevOps
Rest API
Windows Server
Marketing
Salesforce
Apply
$59k – $137k per year (Estimated) • Remote/Hybrid • Full-Time • Bachelor's Degree • Cork • London
SQL
Analytics
Tableau
Marketing
Salesforce
Apply
$30k – $120k per year • In office • Cork
Java
Kotlin
Mobile
Kotlin Multiplatform
DevOps
GCP
Apply
$30k – $120k per year • In office • 5+ years exp • Bachelor's Degree • Cork
Python
AI/ML
Text-to-Speech
DevOps
Docker
GCP
Terraform
Vercel
Apply
$78k – $208k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Cork
SystemVerilog
Verilog
Chips/EDA
Formal Verification
Apply
See all jobs
This is one of many
368,941 more open roles from verified company boards, updated every day.