1,966,716open jobs
116,206companies
249,575added this week
Browse all
Salary
≈ $116k – $240k per year (Estimated)
Location
In office (Cork)
Seniority
Staff · 15+ years exp

Confirmed on the employer's own hiring board on Oct 24, 2026. First seen by Alion on Aug 31, 2026. onsemi scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Onsemi is an American semiconductor company that was spun out of Motorola in 1999 and has since narrowed itself from a broad commodity chip supplier into a focused power and sensing business. Its silicon carbide and silicon power devices go into electric vehicle traction inverters, chargers and industrial drives, while its image sensors are used in automotive cameras and industrial vision, and it has deliberately exited lower-margin product lines to concentrate on these markets. Headquartered in Scottsdale, Arizona and listed on Nasdaq, it owns its own silicon carbide substrate manufacturing to secure supply.

About onsemi

onsemi is driving innovation in power, sensing, and automotive semiconductor solutions to enable a more sustainable future. Our Treo™ platform underpins next-generation intelligent power systems for automotive and industrial markets, emphasizing safety, reliability, and scalability.

Role Overview

We are seeking a senior Digital Design Member of Technical Staff (MTS) to lead and deliver digital controller IP for power, clock, and error management subsystems within the onsemi Treo™ platform. This role is a hands-on technical leadership position, focused on architecting, designing, integrating, and evolving complex digital IP that tightly interfaces with analog and mixed-signal blocks in automotive-grade SoCs.

The successful candidate will bring deep experience in automotive functional safety, digital-analog co-design, and system-level integration, while also serving as a technical mentor and thought leader within the Cork design organization.

Key Responsibilities

  • Architect, design, and implement digital system controllers for:

Power management

Clock management

Error detection, reporting, and mitigation subsystems

  • Develop robust digital IP that controls and interacts closely with analog and mixed-signal blocks.
  • Own IP delivery from architecture through RTL, verification, integration, and silicon bring-up support.
  • Drive and support digital-on-top product integration flows, including:

IP integration into SoC environments

Clocking, reset, power domain, and safety integration

  • Ensure designs meet automotive functional safety requirements (e.g., ISO 26262 concepts such as ASIL, fault coverage, diagnostic mechanisms).
  • Collaborate cross-functionally with:

Analog design

Verification

Physical design

Systems, safety, and product engineering teams

  • Define and evolve IP roadmaps aligned with:

Platform strategy

Product requirements

Long-term business objectives

  • Mentor and technically guide junior and mid-level engineers, promoting best practices in design, documentation, and review culture.
  • Contribute to continuous improvement of:

Design methodologies

Verification strategies

Automation and productivity tools

  • Stay technically curious and engaged with emerging AI/ML applications in digital design, including their potential impact on RTL development, verification, and productivity.

Required Qualifications

  • 15+ years of hands-on digital design experience, primarily in ASIC or SoC development.
  • Proven experience delivering automotive IP with functional safety requirements.
  • Strong background designing digital controllers for analog blocks (e.g., power regulators, PLLs, sensors, clocking systems).
  • Deep understanding of system-level digital integration, including:
  • Power and clock domain management
  • Reset strategies
  • Error handling and safety mechanisms
  • Solid experience with RTL design (SystemVerilog).
  • Working knowledge of constrained-random verification methodologies, including SystemVerilog and UVM.
  • Demonstrated ability to work effectively as a senior individual contributor, owning complex technical problems end to end.
  • Strong communication skills and a demonstrated willingness to mentor junior engineers.

Preferred / Plus Qualifications

  • Experience with automotive safety standards such as ISO 26262 (concept, system, or IP-level application).
  • Working knowledge of JIRA for task tracking and JAMA for requirements management.
  • Exposure to safety diagnostics, fault injection, or safety verification techniques.
  • Experience contributing to platform-level IP strategies or multi-generation roadmap planning.
  • Familiarity with low-power design techniques and power-aware verification.

What We Offer

  • Opportunity to work on industry-leading automotive and power semiconductor platforms.
  • A senior, high-impact technical role with architectural ownership.
  • A collaborative engineering culture with strong ties between digital, analog, and system teams.
  • Competitive compensation and benefits.
  • Career growth within a global semiconductor leader, while being based in Cork’s vibrant technology ecosystem.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,966,716 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Cork
≈ $76k – $138k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Ireland
Apply
$133k – $215k per year • Equity • In office • 5+ years exp • PhD • Santa Cruz
Python
Verilog
C++
SystemVerilog
VHDL
MATLAB
MATLAB
Simulink
DevOps
Linux
Chips/EDA
Xilinx Vivado
Formal Verification
SpaceTech
DO-254
Apply
$13k – $84k per year • In office • 12+ years exp • Bachelor's Degree • Waterloo
AI/ML
Copilot
Function Calling
AI Agents
RAG
Agentic Workflows
DevOps
GCP
Azure
CI/CD
AWS
Kubernetes
Platform Engineering
GitHub
GitLab
Management
SharePoint
Apply
$94k – $100k per year • In office • Secret • Bachelor's Degree • Dedham
Rust
C++
DevOps
Linux
Management
Agile
Apply
≈ $27k – $62k per year (Estimated) • Hybrid • Bachelor's Degree • Bengaluru
Verilog
C++
SystemVerilog
Assembly
Chips/EDA
UVM
Formal Verification
Apply
≈ $34k – $70k per year (Estimated) • In office • Full-Time • 6+ years exp • Hyderabad
SystemVerilog
AI/ML
Machine Learning
Chips/EDA
UVM
Apply
≈ $24k – $49k per year (Estimated) • In office • Full-Time • 5+ years exp • Hyderabad
Verilog
SystemVerilog
VHDL
Perl
TCL Scripting
DevOps
Unix
Chips/EDA
UVM
Apply
≈ $17k – $38k per year (Estimated) • In office • 6+ years exp • Bachelor's Degree • Ho Chi Minh City
Python
SystemVerilog
Perl
DevOps
HPC
Chips/EDA
Cadence Xcelium
UVM
Formal Verification
Apply
Sr. CPLD Engineer 9 days ago
≈ $23k – $52k per year (Estimated) • In office • Full-Time • 5+ years exp • Sanchong
Verilog
SystemVerilog
VHDL
DevOps
Git
Chips/EDA
UVM
Apply
≈ $27k – $56k per year (Estimated) • In office • 3+ years exp • Moscow
Verilog
SystemVerilog
Chips/EDA
Xilinx Vivado
Apply
≈ $114k – $236k per year (Estimated) • In office • 5+ years exp • Cork
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
≈ $33k – $67k per year (Estimated) • In office • 6+ years exp • Bengaluru
SystemVerilog
Apply
Product Engineer 11 days ago
≈ $108k – $198k per year (Estimated) • In office • 7+ years exp • Allen
C++
Apply
≈ $31k – $64k per year (Estimated) • In office • 6+ years exp • Master's Degree • Bengaluru
C++
SystemVerilog
AI/ML
Copilot
LLM
Chips/EDA
Cadence Xcelium
UVM
Apply
≈ $82k – $190k per year (Estimated) • In office • 7+ years exp • Seoul
Python
C++
SystemVerilog
Perl
Apply
Sales Assistant 7 hours ago
In office • Cork
Apply
Team Leader 7 hours ago
≈ $48k – $102k per year (Estimated) • In office • Full-Time • Cork
Apply
≈ $28k – $54k per year (Estimated) • In office • Full-Time • Cork
Apply
≈ $36k – $58k per year (Estimated) • In office • Full-Time • Cork
Apply
≈ $49k – $110k per year (Estimated) • In office • Contractor • 5+ years exp • PhD • Cork
Apply
See all jobs
This is one of many
1,966,716 more open roles from verified company boards, updated every day.