{"id":4005531,"url":"https://alion.io/job/openai-rtl-design-engineer-networking-noc","title":"RTL Design Engineer, Networking / NoC","company":{"id":2,"name":"OpenAI","domain":"openai.com","url":"https://alion.io/company/openai","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Ashby","truth_index":{"grade":"B","score":80,"open_postings":208,"ghost_share":0,"stale_share":0.813,"repost_share":0.01,"time_to_fill_p50_days":51,"computed_at":"2026-11-10T06:52:35Z"}},"role":"Hardware","role_family":"Hardware","seniority":null,"employment_type":"full_time","work_mode":"hybrid","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["San Francisco, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":{"min":287000,"max":485000,"currency":"USD","period":"year","gross":null,"usd_annual":485000},"salary_estimate":null,"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Formal Verification","optional":false},{"name":"OpenAI","optional":false},{"name":"SystemVerilog","optional":false},{"name":"Verilog","optional":false}],"status":"live","first_seen_at":"2026-11-10T02:49:20Z","employer_posted_date":"2026-11-10","last_verified_at":"2026-11-10T06:50:04Z","board_verified":true,"closed_at":null,"days_open":0,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":0},"description":"About the Team\nOpenAI’s Hardware organization develops AI-native silicon and system-level solutions for the unique demands of advanced AI workloads. The team is developing future generations of AI-native silicon and tightly integrated systems to power the next generation of frontier models. By co-designing chips, systems, tools, and methodologies, the team helps deliver faster, more efficient, and production-ready hardware for OpenAI’s supercomputing platform.\nAbout the Role\nWe’re looking for an RTL Design Engineer to help design and develop next-generation AI accelerator silicon. In this role, you'll work across architecture, microarchitecture, and RTL implementation, translating complex system and performance requirements into efficient, scalable hardware designs.\nYou'll collaborate closely with silicon architects, hardware and software engineers, verification, and physical design teams to co-design hardware solutions optimized for demanding AI workloads. This is a hands-on engineering role with opportunities to influence architectural decisions, drive microarchitecture development, and own RTL design from early concept through implementation and integration.\nWe're particularly interested in engineers with experience in Network-on-Chip (NoC), networking, interconnect architectures, or high-performance data movement, though the role encompasses broader RTL design and hardware co-design challenges.\nIn this role, you will:\nDesign and implement high-performance RTL for next-generation AI accelerator silicon, from microarchitecture definition through implementation and integration.\n\nCollaborate with architecture and software teams to translate system-level requirements into efficient hardware microarchitectures.\n\nDrive hardware/software co-design efforts to optimize performance, power, area, and scalability for AI workloads.\n\nDevelop and optimize RTL for complex datapaths, control logic, interconnects, and other critical silicon subsystems.\n\nEvaluate architectural and microarchitectural tradeoffs across bandwidth, latency, throughput, and resource utilization.\n\nPartner with design verification and formal verification teams to ensure functional correctness, develop verification strategies, and debug complex design issues.\n\nWork closely with physical design teams to optimize RTL for synthesis, timing closure, power, and area.\n\nContribute to architecture reviews, design specifications, and cross-functional discussions to influence future silicon designs.\n\nSupport block-level and SoC-level integration, debugging, and performance optimization.\n\nYou might thrive in this role if you:\nHave strong hands-on experience with ASIC RTL design and microarchitecture development using SystemVerilog or Verilog.\n\nHave experience designing and implementing complex digital hardware blocks, from architecture and specification through RTL development and verification.\n\nUnderstand hardware architecture and microarchitecture tradeoffs, including performance, power, area, latency, and throughput.\n\nHave experience collaborating across architecture, software, verification, and physical design teams to develop optimized hardware solutions.\n\nCan reason about complex hardware systems, identify performance bottlenecks, and translate architectural requirements into efficient RTL implementations.\n\nHave experience with synthesis, timing closure, and physical implementation considerations.\n\nEnjoy working on ambiguous, technically challenging problems and taking ownership of designs from concept through integration.\n\nBring experience with Network-on-Chip (NoC), networking, interconnect fabrics, packet-based architectures, or high-bandwidth data movement systems.\n\nExperience with AI accelerators, high-performance computing, or hardware/software co-design is a plus.\n\nTo comply with U.S. export control laws and regulations, candidates for this role may need to meet certain legal status requirements as provided in those laws and regulations.\nAbout OpenAI\nOpenAI is an AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity. We push the boundaries of the capabilities of AI systems and seek to safely deploy them to the world through our products. AI is an extremely powerful tool that must be created with safety and human needs at its core, and to achieve our mission, we must encompass and value the many different perspectives, voices, and experiences that form the full spectrum of humanity.\nWe are an equal opportunity employer, and we do not discriminate on the basis of race, religion, color, national origin, sex, sexual orientation, age, veteran status, disability, genetic information, or other applicable legally protected characteristic.\nFor additional information, please see OpenAI’s Affirmative Action and Equal Employment Opportunity Policy Statement.\nBackground checks for applicants will be administered in accordance with applicable law, and qualified applicants with arrest or conviction records will be considered for employment consistent with those laws, including the San Francisco Fair Chance Ordinance, the Los Angeles County Fair Chance Ordinance for Employers, and the California Fair Chance Act, for US-based candidates. For unincorporated Los Angeles County workers: we reasonably believe that criminal history may have a direct, adverse and negative relationship with the following job duties, potentially resulting in the withdrawal of a conditional offer of employment: protect computer hardware entrusted to you from theft, loss or damage; return all computer hardware in your possession (including the data contained therein) upon termination of employment or end of assignment; and maintain the confidentiality of proprietary, confidential, and non-public information. In addition, job duties require access to secure and protected information technology systems and related data security obligations.\nTo notify OpenAI that you believe this job posting is non-compliant, please submit a report through this form. No response will be provided to inquiries unrelated to job posting compliance.\nWe are committed to providing reasonable accommodations to applicants with disabilities, and requests can be made via this link.\nOpenAI Global Applicant Privacy Policy\nAt OpenAI, we believe artificial intelligence has the potential to help people solve immense global challenges, and we want the upside of AI to be widely shared. Join us in shaping the future of technology.","description_format":"text","description_chars":6504,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[{"name":"United States","iso":"US","kind":"country"}],"hiring_excludes":[],"relocation_offered":false,"industries":["Conversational AI","Code Intelligence","Foundation Models","AI Research Labs"],"lifecycle":[{"event":"open","at":"2026-11-10T06:50:04Z"}],"visa":[{"country":"US","licensed_sponsor":true,"adverts_offering_sponsorship_24m":0,"sanctioned_now":false,"evidence":"H-1B filings in 12 months: 262 · green card filings: 3","filings_12m":262,"filings_prev_12m":114,"green_card_filings_12m":3,"median_offered_wage_usd":272217,"route":null,"cap_exempt":false,"checked_at":"2026-11-09T07:32:21+00:00","sources":["US Department of Labor: LCA disclosure data (H-1B, H-1B1, E-3)","US Department of Labor: PERM disclosure data (green cards)"],"filings_for_role_12m":15}],"liveness":{"score":60,"band":"ok","label":"Likely open","p_open":1,"p_active":0.602,"p_room":1,"age_days":0,"expected_fill_days":51,"reasons":["conf:0","stale_co","win:early","comp:brand"],"computed_at":"2026-11-10T06:52:35Z"},"pay":{"stated_usd_annual":485000,"is_top_pay":true},"html_url":"https://alion.io/job/openai-rtl-design-engineer-networking-noc","json_url":"https://alion.io/job/openai-rtl-design-engineer-networking-noc.json","meta":{"generated_at":"2026-11-10T08:46:06Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":20331,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-11-11T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.1,"usd":0.01,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":2},"rest":"https://alion.io/mcp/rest/get_company?id=2"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fopenai-rtl-design-engineer-networking-noc"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":2,"usd":0.2},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fopenai-rtl-design-engineer-networking-noc"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.1,"usd":0.01},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fopenai-rtl-design-engineer-networking-noc"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/openai-rtl-design-engineer-networking-noc\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fopenai-rtl-design-engineer-networking-noc"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":4005531}},{"tool":"search_jobs","arguments":{"company":"openai.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":4005531},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}