{"id":2553073,"url":"https://alion.io/job/ovt-sr-isp-rtl-design-manager","title":"(Sr.) ISP RTL Design Manager","company":{"id":4417366,"name":"OVT","domain":"ovt.wpengine.com","url":"https://alion.io/company/ovt-2","size_band":null,"is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Jobvite","truth_index":null},"role":"Hardware","role_family":"Hardware","seniority":"senior","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Singapore"],"countries":["SG"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":53000,"max_usd":115000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":28},"experience_years_min":7,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"C++","optional":false},{"name":"Siemens Catapult HLS","optional":false},{"name":"SystemC","optional":false},{"name":"SystemVerilog","optional":false},{"name":"Verilog","optional":false}],"status":"live","first_seen_at":"2026-10-14T18:28:03Z","employer_posted_date":"2026-10-14","last_verified_at":"2026-10-15T13:50:55Z","board_verified":true,"closed_at":null,"days_open":0,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":0},"description":"Description\nResponsibilities:\nResponsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis)\nDefine ISP HW Architecture based on product features and performance requirements, also with gate count and power estimation\nVerify Logic at ISP level and Digital System level\nOptimize Design for less gate count and low power consumption\nDrive ISP Design activities in close collaboration with ISP Algorithm Team, ISP Design leaders in other sites, and Digital System Design Team\nLeading, supervising and mentoring a team of RTL design engineers\nRequirements:\nMinimum MSEE, or BSEE, or equivalent, plus 7+ years of Digital Design and verification related experience\n3+ years project management / people management experience / skill\nExperience / knowledge in CMOS Image Sensor and image signal processing (ISP)\nExperience / knowledge in System C/C++, System Verilog, and Catapult HLS tool.\nAbility to lead teams and collaborate effectively with people in different functions\nExcellent time management skills to ensure timely completion of deliverables\nGood communication and interpersonal skills\nResult oriented and adaptable to changes","description_format":"text","description_chars":1184,"description_truncated":false,"requirements":{"experience_years_min":7,"management_years_min":3,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Broadband"],"lifecycle":[{"event":"open","at":"2026-10-14T18:28:03Z"}],"visa":[],"liveness":{"score":86,"band":"hot","label":"Hiring now","p_open":1,"p_active":0.86,"p_room":1,"age_days":0,"expected_fill_days":23,"reasons":["conf:3","win:early"],"computed_at":"2026-10-15T05:46:00Z"},"pay":null,"html_url":"https://alion.io/job/ovt-sr-isp-rtl-design-manager","json_url":"https://alion.io/job/ovt-sr-isp-rtl-design-manager.json","meta":{"generated_at":"2026-10-15T17:18:49Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":26248,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-16T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":4417366},"rest":"https://alion.io/mcp/rest/get_company?id=4417366"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fovt-sr-isp-rtl-design-manager"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fovt-sr-isp-rtl-design-manager"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fovt-sr-isp-rtl-design-manager"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/ovt-sr-isp-rtl-design-manager\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fovt-sr-isp-rtl-design-manager"}]}