{"id":1274194,"url":"https://alion.io/job/ovt-sr-staff-asic-design-engineer","title":"(Sr./Staff) ASIC Design Engineer","company":{"id":4417366,"name":"OmniVision","domain":"ovt.com","url":"https://alion.io/company/ovt-2","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Jobvite","truth_index":null},"role":"Hardware","role_family":"Hardware","seniority":"staff","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Singapore"],"countries":["SG"],"hiring_countries":[],"hiring_countries_total":0,"salary":{"min":5000,"max":10000,"currency":"SGD","period":"month","gross":true,"usd_annual":93960},"salary_estimate":null,"experience_years_min":5,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"SystemVerilog","optional":false},{"name":"Verilog","optional":false}],"status":"closed","first_seen_at":"2026-08-31T00:00:00Z","employer_posted_date":null,"last_verified_at":"2026-10-28T12:35:05Z","board_verified":false,"closed_at":"2026-10-28T12:35:05Z","days_open":58,"trust":{"level":"not_scored","repost_count":null,"flags":[],"days_open":58},"description":"Key Responsibilities Key Responsibilities\nRTL Design and Verification\nDevelop synthesizable RTL in Verilog/SystemVerilog for custom on-chip test, monitoring, and diagnostic IP targeting analog and mixed-signal failure detection.\nDesign and verify digital logic blocks such as test controllers, sequencing logic, sensor/interface control logic, measurement and monitoring logic, data capture and comparison logic, and failure detection and reporting logic.\nBuild clean register and bus-connected interfaces, for example APB, AHB, or AXI-lite based control and status paths, to enable firmware interaction and subsystem integration.\nDevelop testbenches, assertions, checkers, and block or subsystem-level verification environments to validate controller behavior, detection logic, configuration programming, fault response, and status reporting.\nPlan and execute functional verification for normal, corner, negative, and fault-injection scenarios, with adequate coverage of critical diagnostic behaviors.\nCollaborate with analog and mixed-signal designers to create or use behavioral models, stubs, and interface abstractions for realistic verification of failure mechanisms and observability paths.\nDebug RTL and simulation issues through waveform analysis, assertion-based checks, root-cause investigation, and close interaction with integration and product teams.\nEnsure the RTL is modular, reusable, timing-aware, synthesis-friendly, and scalable for integration across multiple SoC derivatives.\nSoC Integration\nIntegrate custom DFT / diagnostic IP into SoC subsystems and system-level test architecture with proper consideration for clock/reset structure, interrupt handling, and status visibility.\nWork closely with SoC integration and DFT teams to ensure compatibility with system test infrastructure, production test flows, diagnostic mechanisms, and firmware control requirements.\nSupport integration readiness by addressing CDC, reset interactions, timing considerations, low-power implications, and implementation handoff requirements.\nCross-Functional Collaboration\nWork closely with digital, analog, and mixed-signal design teams, DFT engineers, SoC architects, and product/test engineering teams throughout the design and validation cycle.\nTranslate analog or mixed-signal failure modes into robust digital detection logic suitable for on-chip test, screening, and diagnosis.\nContribute to technical discussions on architecture tradeoffs, observability strategy, and practical silicon debug readiness.\nRequired Qualifications\nBachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field, with 5–7 years of relevant experience.\nStrong hands-on experience in RTL design using Verilog/SystemVerilog.\nPractical experience in RTL verification, simulation, and debugging methodologies.\nSolid understanding of ASIC / SoC design flow including coding, simulation, synthesis, and integration.\nGood foundation in digital design concepts such as FSM design, datapath design, bus protocols (AXI/AHB/APB), clock-domain handling, reset strategy, and timing considerations.\nExperience working in complex SoC environments with cross-functional teams.\nPreferred Qualifications\nExperience developing control, monitoring, or diagnostic IP associated with analog or mixed-signal subsystems.\nExposure to behavioral modeling or interface definition for analog and mixed-signal verification use cases.\nFamiliarity with subsystem-level integration, production screening considerations, and silicon debug support.\nWorking knowledge of scripting or automation for verification, regression, or design productivity is an advantage.\nSkills\nComputer Engineering, Diagnostics, Foundation Design, RTL Coding, Simulation, synthesis design, Analog Design, Cross Functional Team Building, Working alongside Product Teams, Firmware, Fault Reporting, RTL Synthesis, Electrical Engineering","description_format":"text","description_chars":3900,"description_truncated":false,"requirements":{"experience_years_min":5,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":[],"lifecycle":[{"event":"open","at":"2026-09-26T00:07:01Z"},{"event":"close","at":"2026-10-28T12:35:05Z"}],"visa":[],"liveness":null,"pay":{"stated_usd_annual":93960,"is_top_pay":false},"html_url":"https://alion.io/job/ovt-sr-staff-asic-design-engineer","json_url":"https://alion.io/job/ovt-sr-staff-asic-design-engineer.json","meta":{"generated_at":"2026-10-29T14:06:19Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":21243,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-30T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":4417366},"rest":"https://alion.io/mcp/rest/get_company?id=4417366"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fovt-sr-staff-asic-design-engineer"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fovt-sr-staff-asic-design-engineer"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fovt-sr-staff-asic-design-engineer"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/ovt-sr-staff-asic-design-engineer\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fovt-sr-staff-asic-design-engineer"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":1274194}},{"tool":"search_jobs","arguments":{"company":"ovt.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":1274194},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}