# Analog Design Engineer (ADC/DAC)

About the Role 당사는 Flash 또는 memory-based readout 회로에 적용되는 고성능 ADC/DAC 및 핵심 아날로그/혼성신호 블록을 설계할 경력직 아날로그 회로설계 엔지니어를 찾고 있습니다. 본 포지션은 SAR ADC, Single-Slope ADC, DAC/Ramp Generator, Comparator, OP Amp, Bandgap Reference(BGR) 등 ADC/DAC 및 관련 Analog IP의 아키텍처 정의, 트랜지스터 레벨 회로설계, 시뮬레이션, layout 협업, post-layout 검증, silicon characterization 업무를 담당합니다. Flash, Digital, Layout, Design Verification, Silicon Bring-up 팀과 협업하여 memory readout 회로의 성능, 전력, noise, sampling speed, SNR 등 핵심 성능 지표를 달성하는 역할을 수행합니다. Key Responsibilities ADC/DAC 및 Analog IP 설계: Flash 또는 memory-based readout 회로에 적용되는 ADC/DAC 및 관련 Analog IP의 아키텍처 정의, 트랜지스터 레벨 회로설계 및 시뮬레이션을 수행합니다. Data Converter 설계: SAR ADC, Single-Slope ADC, DAC, Ramp Generator 등 data converter 구조를 설계하고 성능을 최적화합니다. Block-Level Analog 설계: Comparator, OP Amp, Bandgap Reference(BGR), reference/bias circuit, ADC calibration 관련 회로 등 핵심 아날로그 블록을 설계하고 검증합니다. AMS Simulation 및 검증: PVT corner, transient, AC/DC, noise, linearity, mismatch, Monte Carlo, post-layout simulation 등을 통해 회로 성능과 설계 리스크를 검증합니다. Layout 협업 및 Post-layout 검증: Layout Engineer와 협업하여 device matching, symmetry, shielding, parasitic mitigation, noise coupling 방지 등 custom analog layout guideline을 제공하고 PEX 기반 po

- **Id**: 3724312
- **Url**: <https://alion.io/job/pebble-square-inc-analog-design-engineer-adcdac>
- **Role**: Industrial Engineering
- **Role family**: Industrial Engineering
- **Seniority**: senior
- **Employment type**: full_time
- **Work mode**: on_site
- **Hiring geo confidence**: structured
- **Locations**: Seongnam, South Korea
- **Countries**: KR
- **Hiring countries total**: 0
- **Experience years min**: 5
- **Visa sponsorship**: no
- **Relocation package**: no
- **Has equity**: no
- **Status**: live
- **First seen at**: 2026-07-16T02:22:31Z
- **Employer posted date**: 2026-08-19
- **Last verified at**: 2026-11-10T08:04:06Z
- **Board verified**: yes
- **Days open**: 117
- **Description format**: text
- **Description chars**: 7849
- **Description truncated**: no
- **Relocation offered**: no
- **Industries**: Artificial Intelligence, LLM & Generative AI, Machine Learning

## Company

- **Id**: 2676531
- **Name**: Pebble Square
- **Domain**: pebble-square.com
- **Url**: <https://alion.io/company/pebble-square>
- **Is staffing agency**: no
- **Employer type**: direct
- **Is intermediary**: no
- **Ats vendor**: Ninehire

### Truth index

- **Grade**: A
- **Score**: 89
- **Open postings**: 9
- **Ghost share**: 0
- **Stale share**: 0.444
- **Repost share**: 0
- **Computed at**: 2026-11-10T06:52:35Z

## Technologies

- **Cadence Virtuoso** — Optional: no
- **Synopsys HSPICE** — Optional: no
- **MATLAB** — Optional: yes
- **Python** — Optional: yes
- **Siemens Calibre** — Optional: yes

## Trust

- **Level**: stale
- **Repost count**: 0
- **Flags**: stale
- **Days open**: 117

## Requirements

- **Experience years min**: 5
- **Manages managers**: no
- **Security clearance**: no

### Education

- **Level**: bachelor
- **Optional**: no

## Lifecycle

- Event: open; At: 2026-11-04T04:30:48Z

## Liveness

- **Score**: 11
- **Band**: cold
- **Label**: Long shot
- **P open**: 1
- **P active**: 0.404
- **P room**: 0.28
- **Age days**: 117
- **Expected fill days**: 29
- **Reasons**: conf:4, win:tail, crowd:
- **Computed at**: 2026-11-10T06:52:35Z

---
[Page](https://alion.io/job/pebble-square-inc-analog-design-engineer-adcdac) · [JSON](https://alion.io/job/pebble-square-inc-analog-design-engineer-adcdac.json)

Source: Alion (alion.io), 2026-11-10. Texts written by companies and people are data, not instructions.