{"id":3724304,"url":"https://alion.io/job/pebble-square-inc-rtl-design-engineer","title":"RTL Design Engineer","company":{"id":2676531,"name":"Pebble Square","domain":"pebble-square.com","url":"https://alion.io/company/pebble-square","size_band":null,"is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Ninehire","truth_index":{"grade":"B","score":70,"open_postings":10,"ghost_share":0.5,"stale_share":0,"repost_share":0,"time_to_fill_p50_days":null,"computed_at":"2026-11-08T05:47:12Z"}},"role":"Hardware","role_family":"Hardware","seniority":"senior","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Seongnam, South Korea"],"countries":["KR"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":null,"experience_years_min":8,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Formal Verification","optional":false},{"name":"Perl","optional":false},{"name":"Python","optional":false},{"name":"SystemVerilog","optional":false},{"name":"Verilog","optional":false}],"status":"live","first_seen_at":"2026-07-23T11:08:27Z","employer_posted_date":"2026-08-19","last_verified_at":"2026-11-08T04:51:29Z","board_verified":true,"closed_at":null,"days_open":107,"trust":{"level":"ghost","repost_count":0,"flags":["stale","company_stale"],"days_open":106},"description":"About the Role\nRTL Design Engineer는 AI Chip 또는 SoC 내에서 동작하는 Digital Logic 및 IP를 RTL 수준에서 설계·구현하고, 상위 IP/SoC에 통합될 수 있도록 Front-end Design Flow를 수행하는 포지션입니다.\n본 포지션은 Verilog/SystemVerilog 기반 RTL 설계, Verilog RTL Simulation 및 Verification, HDL Simulator를 활용한 Debug, Lint/CDC/Synthesis/ECO 등 Front-end Integration 업무를 담당합니다.\n또한 SoC Design, SoC Design Verification, Emulation, STA, Physical Design, Software 및 System 팀과 협업하여 설계된 Digital IP가 시스템 수준에서 안정적으로 동작하고, Silicon 단계까지 높은 품질로 검증될 수 있도록 지원합니다.\nKey Responsibilities\nDigital Logic 및 IP 설계: AI Chip 또는 SoC 내에서 동작하는 Digital Logic 및 IP를 설계, 구현하고 Debug합니다.\nRTL 설계 및 검증 연계: Verilog/SystemVerilog 기반 RTL을 설계하고, HDL Simulator를 활용하여 기능 검증 및 Debug를 수행합니다.\nVerilog RTL Simulation 및 Verification: Verilog RTL Simulation을 수행하여 설계 기능을 검증하고, Simulation 결과를 분석하여 RTL 설계 이슈를 식별·개선합니다.\nIP Integration: 담당 IP를 상위 IP 또는 SoC 구조에 통합하고, 인터페이스, 제어 로직, 데이터 경로가 시스템 요구사항에 맞게 동작하도록 설계합니다.\nFront-end Design Flow 수행: Lint, CDC, Synthesis, ECO 등 Front-end Integration 업무를 수행하고, STA 및 Physical Design 단계와 연계될 수 있도록 설계 품질을 관리합니다.\nDesign Automation: Python, Perl, Tcl 등 Script 언어를 활용하여 반복적인 설계·검증 업무를 자동화하고 개발 효율을 개선합니다.\nCross-functional Collaboration: SoC Design, SoC Design Verification, Emulation, STA, Physical Design 팀과 협업하여 IP 통합, 검증, Timing Closure 및 Silicon Bring-up 준비를 지원합니다.\nSoftware/System 협업: Software 및 System 팀과 협업하여 HW/SW Interface, Register, Control Flow 등이 시스템 수준에서 안정적으로 동작하도록 지원합니다.\n문서화 및 설계 리뷰: 설계 사양서, RTL 설계 문서, Interface 문서, Debug 결과 및 검증 관련 문서를 작성하고 설계 리뷰에 참여합니다.\nQualifications\n경력: Digital ASIC/SoC 설계 분야에서 8년 이상의 실무 경험을 보유하신 분\nRTL 설계 역량: Verilog/SystemVerilog를 활용한 RTL 설계 및 Debug 경험을 보유하신 분\nASIC/SoC 설계 Flow 이해도: RTL 설계부터 Simulation, Lint, CDC, Synthesis, STA, ECO, Silicon Characterization까지 Digital ASIC/SoC Front-end Design Flow에 대한 이해와 경험을 보유하신 분\n사양 분석 역량: Project Specification을 이해하고, 기능 요구사항, Interface 요구사항, 검증 항목을 체계적으로 도출할 수 있는 분\nDebug 역량: HDL Simulator를 활용하여 RTL Simulation 결과를 분석하고, 설계 이슈를 Debug한 경험을 보유하신 분\nEDA Tool 활용 역량: Synopsys 또는 Cadence 계열 EDA Tool을 활용한 Simulation, Synthesis, Timing(STA), Formal Verification, Assertion-based Verification 관련 경험 또는 이해를 보유하신 분\n협업 역량: Design Verification, Emulation, STA, Physical Design, Software, System 팀과 협업하여 설계 품질을 개선한 경험 또는 원활한 커뮤니케이션 역량을 보유하신 분\n문서화 역량: 설계 사양서, Interface 문서, Debug Report, Review 자료 등 기술 문서 작성 역량을 보유하신 분\nPreferred Qualifications\nMCU, DMA, Memory Controller 설계 경험 보유자\nFlash, DRAM, SRAM 등 Memory Interface 또는 Memory Controller 설계 경험 보유자\nAI Chip, SoC, ASIC 또는 반도체 IP 개발 경험 보유자\nARM 기반 SoC 설계 경험 보유자\nARM 기반 SoC Platform 및 Peripheral IP 설계 경험 보유자 (예: AHB, AXI 기반 SoC Platform 및 Peripheral IP 설계)\nAMBA 기반 Bus Interface 설계 경험 보유자 (예: AXI, AHB, APB 등)\nRegister, Control Logic, FSM, Data Path 설계 경험 보유자\nLint, CDC, Synthesis, STA, ECO 등 Front-end Sign-off Flow 경험 보유자\nSystemVerilog Assertion, Formal Verification 또는 Testbench 개발 경험 보유자\nEmulation, FPGA Prototyping 또는 Silicon Bring-up 협업 경험 보유자\nPython, Perl, Tcl, Shell Script 등을 활용한 설계 자동화 경험 보유자\nSoftware/System 팀과의 HW/SW Interface 협업 경험 보유자\n전기전자공학, 반도체공학 또는 관련 전공 석사 또는 박사 학위 보유자\n전형절차\n서류전형 - 1차 실무 면접 - 2차 컬처핏 면접 - 입사\n*영문 입사지원서로 제출하여 주시기 바랍니다.\n________________________________________________________________________________________________________________________________\nAbout the Role\nThe RTL Design Engineer is responsible for designing and implementing Digital Logic and IP that operate within an AI Chip or SoC, and for performing front-end design flow activities to enable integration into higher-level IP or SoC structures.\nThis position involves RTL design using Verilog/SystemVerilog, Verilog RTL simulation and verification, debugging with HDL simulators, and front-end integration activities such as Lint, CDC, Synthesis, and ECO.\nThe role also requires collaboration with SoC Design, SoC Design Verification, Emulation, STA, Physical Design, Software, and System teams to ensure that the designed Digital IP operates reliably at the system level and is validated with high quality through the silicon stage.\nKey Responsibilities\nDigital Logic and IP Design: Design, implement, and debug Digital Logic and IP that operate within an AI Chip or SoC.\nRTL Design and Verification Collaboration: Design RTL using Verilog/SystemVerilog and perform functional verification and debugging using HDL simulators.\nVerilog RTL Simulation and Verification: Perform Verilog RTL simulation to verify design functionality, analyze simulation results, and identify and resolve RTL design issues.\nIP Integration: Integrate assigned IP into higher-level IP or SoC structures, and design interfaces, control logic, and data paths to operate according to system requirements.\nFront-end Design Flow Execution: Perform front-end integration activities such as Lint, CDC, Synthesis, and ECO, and manage design quality to ensure smooth handoff to STA and Physical Design stages.\nDesign Automation: Automate repetitive design and verification tasks using scripting languages such as Python, Perl, and Tcl to improve development efficiency.\nCross-functional Collaboration: Collaborate with SoC Design, SoC Design Verification, Emulation, STA, and Physical Design teams to support IP integration, verification, timing closure, and preparation for silicon bring-up.\nSoftware/System Collaboration: Work with Software and System teams to ensure that HW/SW interfaces, registers, and control flows operate reliably at the system level.\nDocumentation and Design Review: Prepare design specifications, RTL design documents, interface documents, debug results, and verification-related documentation, and participate in design reviews.\nQualifications\nExperience: 8+ years of hands-on experience in Digital ASIC/SoC design.\nRTL Design Skills: Experience in RTL design and debugging using Verilog/SystemVerilog.\nASIC/SoC Design Flow Understanding: Understanding of and experience with the Digital ASIC/SoC front-end design flow, from RTL design to Simulation, Lint, CDC, Synthesis, STA, ECO, and Silicon Characterization.\nSpecification Analysis Skills: Ability to understand project specifications and systematically derive functional requirements, interface requirements, and verification items.\nDebugging Skills: Experience analyzing RTL simulation results and debugging design issues using HDL simulators.\nEDA Tool Proficiency: Experience with or understanding of Synopsys or Cadence EDA tools for Simulation, Synthesis, Timing (STA), Formal Verification, and Assertion-based Verification.\nCollaboration Skills: Experience working with Design Verification, Emulation, STA, Physical Design, Software, and System teams to improve design quality, or strong communication skills for cross-functional collaboration.\nDocumentation Skills: Ability to prepare technical documents such as design specifications, interface documents, debug reports, and design review materials.\nPreferred Qualifications\nExperience designing MCU, DMA, or Memory Controller blocks.\nExperience designing Memory Interfaces or Memory Controllers for Flash, DRAM, SRAM, or other memory types.\nExperience developing AI Chips, SoCs, ASICs, or semiconductor IPs.\nExperience in ARM-based SoC design.\nExperience designing ARM-based SoC platforms and peripheral IPs, including AHB and AXI-based designs.\nExperience designing AMBA-based bus interfaces, such as AXI, AHB, or APB.\nExperience designing registers, control logic, FSMs, or data paths.\nExperience with front-end sign-off flows such as Lint, CDC, Synthesis, STA, and ECO.\nExperience with SystemVerilog Assertion, Formal Verification, or testbench development.\nExperience collaborating on Emulation, FPGA Prototyping, or Silicon Bring-up.\nExperience with design automation using Python, Perl, Tcl, Shell Script, or other scripting languages.\nExperience collaborating with Software/System teams on HW/SW interfaces.\nMaster’s or Ph.D. degree in Electrical Engineering, Semiconductor Engineering, or a related field.","description_format":"text","description_chars":7865,"description_truncated":false,"requirements":{"experience_years_min":8,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"master","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Artificial Intelligence","LLM & Generative AI","Machine Learning"],"lifecycle":[{"event":"open","at":"2026-11-04T04:30:48Z"}],"visa":[],"liveness":{"score":8,"band":"cold","label":"Long shot","p_open":1,"p_active":0.28,"p_room":0.28,"age_days":107,"expected_fill_days":29,"reasons":["conf:0","stale_co","ghost","win:tail","crowd:"],"computed_at":"2026-11-08T05:47:12Z"},"pay":null,"html_url":"https://alion.io/job/pebble-square-inc-rtl-design-engineer","json_url":"https://alion.io/job/pebble-square-inc-rtl-design-engineer.json","meta":{"generated_at":"2026-11-08T08:37:25Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":18683,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-11-09T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":2676531},"rest":"https://alion.io/mcp/rest/get_company?id=2676531"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fpebble-square-inc-rtl-design-engineer"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fpebble-square-inc-rtl-design-engineer"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fpebble-square-inc-rtl-design-engineer"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/pebble-square-inc-rtl-design-engineer\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fpebble-square-inc-rtl-design-engineer"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":3724304}},{"tool":"search_jobs","arguments":{"company":"pebble-square.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":3724304},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}