{"id":2486480,"url":"https://alion.io/job/q-ctrl-senior-compiler-engineer","title":"Senior Compiler Engineer","company":{"id":6563,"name":"Q-CTRL","domain":"q-ctrl.com","url":"https://alion.io/company/q-ctrl","size_band":"201-500","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Lever","truth_index":null},"role":"Hardware","role_family":"Hardware","seniority":"senior","employment_type":"full_time","work_mode":"hybrid","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Los Angeles, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":122000,"max_usd":223000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":1301},"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"C++","optional":false},{"name":"LLVM","optional":false},{"name":"MLIR","optional":false},{"name":"Python","optional":false},{"name":"Verilog","optional":false},{"name":"VHDL","optional":false}],"status":"live","first_seen_at":"2025-12-16T21:49:08Z","employer_posted_date":"2025-12-16","last_verified_at":"2026-10-15T23:29:58Z","board_verified":true,"closed_at":null,"days_open":303,"trust":{"level":"stale","repost_count":0,"flags":["stale"],"days_open":302},"description":"What you'll be doing:\nDesign, implement and optimise compiler infrastructure, intermediate representations, optimisation passes and code generation.\nMaintain and evolve our bespoke Python DSL used by researchers to construct pulse-level quantum programs.\nBuild high-performance software using Python and C++.\nWork closely with researchers to translate experimental algorithms into production-quality compiler capabilities.\nRun experiments on quantum hardware to validate compiler outputs end-to-end.\nInfluence technical direction, mentor other engineers and drive engineering best practices.\nIdeally you'll have:\nStrong proficiency in Python and C++.\nExperience with LLVM, particularly MLIR.\nExperience implementing language tooling, parsers or DSLs.\nSignificant experience designing production compiler systems.\nExperience with compiler architectures, intermediate representations, optimisation passes and code generation.\nExperience with FPGA development (Verilog, VHDL or HLS).\nStrong understanding of systems programming and software architecture.\nBonus points (not essential, but exciting if you bring them!):\nExperience with quantum control systems or pulse-level programming.\nExperience with experimental characterisation of superconducting or semiconductor spin qubits.\nExperience with RF signal processing concepts such as IQ modulation.\nExperience using laboratory instrumentation (AWGs, digitisers, oscilloscopes, SCPI-controlled instruments).","description_format":"text","description_chars":1454,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[{"name":"United States","iso":"US","kind":"country"}],"hiring_excludes":[],"relocation_offered":false,"industries":[],"lifecycle":[{"event":"open","at":"2026-10-14T00:38:35Z"}],"visa":[],"liveness":{"score":9,"band":"cold","label":"Long shot","p_open":1,"p_active":0.334,"p_room":0.28,"age_days":302,"expected_fill_days":38,"reasons":["conf:0","win:tail","crowd:"],"computed_at":"2026-10-15T05:46:00Z"},"pay":null,"html_url":"https://alion.io/job/q-ctrl-senior-compiler-engineer","json_url":"https://alion.io/job/q-ctrl-senior-compiler-engineer.json","meta":{"generated_at":"2026-10-16T01:42:55Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":2773,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-17T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":6563},"rest":"https://alion.io/mcp/rest/get_company?id=6563"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fq-ctrl-senior-compiler-engineer"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fq-ctrl-senior-compiler-engineer"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fq-ctrl-senior-compiler-engineer"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/q-ctrl-senior-compiler-engineer\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fq-ctrl-senior-compiler-engineer"}]}