1,922,017open jobs
112,716companies
249,501added this week
Browse all
Salary
$174k – $262k per year
Location
In office (San Diego)
Seniority
Staff · 10+ years exp
Visa
H-1B filings in 12 months: 55 · green card filings: 6

Confirmed on the employer's own hiring board on Oct 22, 2026. First seen by Alion on Oct 8, 2026. Qualcomm scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Qualcomm is an American semiconductor and wireless technology company founded in 1985 and headquartered in San Diego, California. It holds foundational patents in CDMA and the 3G, 4G and 5G cellular standards, licensing them to nearly every handset maker in the world, while its chip division designs the Snapdragon platforms that power a large share of Android smartphones, personal computers, wearables and connected cars. The company has been diversifying away from smartphone dependence into automotive digital cockpit and driver assistance systems, industrial internet of things, and on-device AI processing through its Hexagon and Oryon architectures.
Backed by NEA, Valueaddvc, Mayfield

Company:

Qualcomm Technologies, Inc.

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drive communication and data processing transformation, helping create a smarter, more connected future for all.

Qualcomm is seeking talented Physical Design Engineers to join our growing SoC and ASIC Design organization. Successful candidates will have the opportunity to contribute across a variety of projects spanning high-performance computing, AI, mobile, automotive, data center, and next-generation semiconductor technologies. Engineers in this role may work on different aspects of Physical Design ASIC and SoC development, including floorplan, Clock Tree Synthesis, low power implementation, timing analysis, design methodology, automation and enabling new technology nodes.

This is an excellent opportunity to join a fast-paced engineering team developing leading-edge products on advanced process technologies while collaborating with world-class design, verification, implementation, and physical design teams.

Key Responsibilities

  • Execute and drive all stages of the physical design flow from synthesized netlist to tape-out.
  • Develop and implement physical design solutions for complex, high-speed, and low-power ASICs and SoCs.
  • Perform floorplanning, partitioning, power planning, and IR-drop analysis.
  • Execute placement, clock tree synthesis (CTS), routing, timing optimization, and timing closure across Multi-Mode Multi-Corner (MMMC) scenarios.
  • Analyze and resolve timing violations, signal integrity issues, crosstalk effects, and physical design rule violations.
  • Perform RC extraction, physical verification, and formal verification activities.
  • Implement engineering change orders (ECOs) and support design convergence through sign-off.
  • Collaborate with architecture, RTL, DFT, verification, and methodology teams to ensure successful project execution.
  • Contribute to the development of innovative low-power implementation methodologies and customized place-and-route solutions.
  • Develop automation and productivity tools using scripting languages and software development techniques.

Required Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
  • 10+ years of industry experience or relevant academic/project experience in Physical Design.

Preferred Qualifications

  • Experience in one or more of the following areas:
  • ASIC/SoC Physical Design implementation.
  • Place and Route using Cadence Innovus and/or Synopsys Fusion Compiler.
  • Static Timing Analysis and timing closure using Synopsys PrimeTime SI.
  • Physical verification and design sign-off methodologies.
  • Formal verification techniques and tools.
  • Power domain implementation and low-power design methodologies.
  • Clock Tree Synthesis (CTS), routing, and timing optimization.
  • Low power implementation techniques experience
  • Signal integrity, noise analysis, and MMMC sign-off flows.
  • DFT-aware physical implementation and constraint management.
  • Programming and automation using Python, Perl, TCL, Shell scripting, C/C++, and Linux/Unix environments.
  • Perl/Tcl, Python skills are needed.
  • Strong problem solving and ASIC development/debugging skills.

Minimum Qualifications:

• Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.

OR

Master's degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience.

OR

PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [email protected] or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

To all Staffing and Recruiting Agencies:Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay rangeand Other Compensation & Benefits :

$174,400.00 - $261,600.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer - and you can review more details about our US benefits at this link.

If you would like more information about this role, please contact Qualcomm Careers.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,922,017 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
San Diego
$83k – $95k per year • In office • Full-Time • 6+ years exp • Bachelor's Degree • Devens
Analytics
Microsoft Excel
Apply
$120k – $190k per year • In office • Nationals only • Full-Time • 5+ years exp • Bachelor's Degree • Burlington
DevOps
HPC
Apply
≈ $133k – $270k per year (Estimated) • In office • Bachelor's Degree • Sunnyvale
AI/ML
Vertex AI
Function Calling
AI Agents
Gemini
Machine Learning
DevOps
GCP
Cybersecurity
Threat Modeling
Apply
≈ $136k – $268k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Sunnyvale
AI/ML
Vertex AI
TPU
DevOps
GCP
MedTech
CAPA
Apply
≈ $123k – $241k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Fremont
Chips/EDA
Photolithography
CVD
PVD
Statistical Process Control
JMP
Apply
$195k – $292k per year • In office • Secret • Full-Time • 6+ years exp • Bachelor's Degree • Northridge
Verilog
VHDL
MATLAB
MATLAB
Simulink
DevOps
RTOS
Chips/EDA
Siemens QuestaSim
Siemens ModelSim
Xilinx Vivado
Formal Verification
Management
Agile
Apply
≈ $207k – $378k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Sunnyvale
Python
Chips/EDA
Synopsys Design Compiler
Synopsys Fusion Compiler
Formal Verification
Cadence Genus
Apply
≈ $146k – $266k per year (Estimated) • Equity • In office • Full-Time • 10+ years exp • United States
Python
Verilog
C++
SystemVerilog
Perl
AI/ML
LLM
Chips/EDA
Xilinx Vivado
Formal Verification
Synopsys VC Formal
Apply
≈ $63k – $130k per year (Estimated) • Hybrid • Full-Time • 3+ years exp • Bachelor's Degree • Prague
SystemVerilog
Chips/EDA
UVM
Formal Verification
Management
Agile
Apply
$24k – $52k per year • Hybrid • 3+ years exp • Bachelor's Degree • New Cairo
Python
Verilog
SystemVerilog
VHDL
Perl
Chips/EDA
UVM
Formal Verification
Apply
ASICS Engineer 7 days ago
$101k – $152k per year • Equity • In office • 1+ year exp • Bachelor's Degree • San Diego
QA
Rest-Assured
Apply
$190k – $285k per year • Equity • In office • 10+ years exp • Bachelor's Degree • Santa Clara
Python
C++
Perl
DevOps
Linux
Unix
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Formal Verification
QA
Rest-Assured
Apply
$118k – $177k per year • Equity • In office • 4+ years exp • Bachelor's Degree • San Diego
Analytics
Tableau
QA
Rest-Assured
Apply
$197k – $295k per year • Equity • In office • 8+ years exp • Bachelor's Degree • San Diego
Python
Java
C++
AI/ML
Outlines
DevOps
RTOS
Linux
QA
Rest-Assured
Apply
DFT Engineer 14 days ago
$101k – $152k per year • Equity • In office • 1+ year exp • Bachelor's Degree • San Diego
QA
Rest-Assured
Apply
≈ $74k – $135k per year (Estimated) • In office • 3+ years exp • San Diego
Apply
$90k – $100k per year • In office • 3+ years exp • Bachelor's Degree • San Diego
Apply
≈ $53k – $96k per year (Estimated) • In office • 2+ years exp • San Diego
Apply
≈ $194k – $382k per year (Estimated) • In office • 20+ years exp • Bachelor's Degree • San Diego
Python
C++
MATLAB
Apply
$183k – $275k per year • In office • 12+ years exp • Master's Degree • San Diego
AI/ML
Machine Learning
DevOps
CI/CD
Cybersecurity
Zero Trust
Least Privilege
Threat Modeling
Defense
CMMC
Apply
See all jobs
This is one of many
1,922,017 more open roles from verified company boards, updated every day.