{"id":4199710,"url":"https://alion.io/job/qualcomm-rtl-synthesis-methodology-principal-engineer","title":"RTL Synthesis Methodology Principal Engineer","company":{"id":4454000,"name":"Qualcomm","domain":"qualcomm.co.in","url":"https://alion.io/company/qualcomm-4","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":null,"truth_index":null},"role":"Hardware","role_family":"Hardware","seniority":"lead","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Bengaluru, India"],"countries":["IN"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":null,"experience_years_min":15,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Cadence Conformal","optional":false},{"name":"Cadence Genus","optional":false},{"name":"Machine Learning","optional":false},{"name":"Python","optional":false},{"name":"Synopsys Design Compiler","optional":false},{"name":"Synopsys Formality","optional":false},{"name":"Synopsys Fusion Compiler","optional":false},{"name":"Synopsys PrimeTime","optional":false}],"status":"live","first_seen_at":"2026-11-12T21:35:00Z","employer_posted_date":null,"last_verified_at":"2026-11-12T21:35:00Z","board_verified":false,"closed_at":null,"days_open":0,"trust":{"level":"not_scored","repost_count":null,"flags":[],"days_open":0},"description":"As the Principal Engineer, RTL Synthesis Methodology Lead, you will drive the technical direction and deployment of next-generation RTL-to-Gate implementation flows for Qualcomm's industry-leading SoCs (Snapdragon Mobile, Automotive, Compute, and IoT). You will lead the definition and optimization of synthesis methodologies to maximize Power, Performance, and Area (PPA) while ensuring robust signoff closure for Synthesis, Low Power, STA, and LEC. You will partner closely with Design teams (CPU, GPU, Modem, DSP), Physical Design (PD) teams, and major EDA vendors (Synopsys, Cadence) to benchmark, certify, and deploy advanced features like Physical Synthesis, Machine Learning-based optimization, and Unified Low Power flows.\n\nMinimum Qualifications:\nBachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 8+ years of Hardware Engineering or related work experience.\nOR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 7+ years of Hardware Engineering or related work experience.\nOR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.\n\nKey Responsibilities:\nMethodology Leadership: Lead the definition, development, and deployment of the global RTL Synthesis Reference Flow (Fusion Compiler, Genus) across multiple technology nodes (5nm, 3nm, 2nm and beyond).\nPPA Optimization: Drive \"RTL2GDS\" co-optimization initiatives. Collaborate with RTL and PD teams to deliver measurable PPA improvements through advanced synthesis techniques.\nLow Power Synthesis: Architect and maintain the Low Power (UPF/IEEE 1801) implementation methodology. Drive the flow for Static Low Power checking (CLP/VCLP) and power intent verification from RTL to Netlist.\nSignoff Convergence (STA & LEC): Ownership of Logic Equivalence Checking (LEC) flows (Conformal/Formality) for complex data paths, retiming, and functional ECOs. Drive constraints management and early STA signoff quality (Fishtail, PrimeTime).\nTool Roadmap & Vendor Engagement: Act as the primary technical interface with EDA vendors (Synopsys, Cadence). Drive tool roadmaps, manage beta evaluations, and file critical enhancements to close gaps between foundry claims and actual product PPA.\nFlow Automation: Oversee the development of scalable, robust automation (Python/Tcl) to integrate synthesis with DFT insertion and Netlist Signoff.\nMentorship: Mentor a team of CAD engineers, providing technical guidance on complex debugs, flow architecture, and best practices.\n\nMinimum Qualifications:\nExperience: 15+ years of solid experience in ASIC CAD flow development, Physical Design, or Synthesis Methodology.\nEducation: Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.\nSynthesis Expertise: Deep expertise in industry-standard Synthesis tools (Synopsys Fusion Compiler (FC)/Design Compiler (DC-NXT) and Cadence Genus). Proven track record of solving complex PPA challenges.\nSignoff Expertise: Hands-on mastery of Logic Equivalence Checking (LEC) tools (Cadence Conformal LEC, Synopsys Formality) including debug of difficult non-equivalent points in datapath-heavy designs.\nTiming & Constraints: Strong understanding of Static Timing Analysis (STA), SDC constraints generation, and validation (PrimeTime, GCA/Fishtail).\nScripting: Advanced proficiency in Tcl and Python for flow development and data analysis.\n\nPreferred Qualifications:\nLow Power Synthesis: Deep knowledge of UPF/CPF flows, multi-voltage domains, power gating, retention.\nPhysical Awareness: Experience with Physical Synthesis technologies (DEF-based flow, iSpatial, Physical guidance) and correlation with P&R tools (Innovus/ICC2).\nDFT Integration: Familiarity with RTL-integrated DFT flows (Scan stitching, MBIST insertion) and their impact on timing/congestion.\nLeadership: Demonstrated ability to lead cross-site projects, influence design methodologies, and manage stakeholder expectations in a fast-paced environment.\nInnovation: Experience with AI/ML-driven CAD tools (e.g., Fusion.ai, Cerebrus) for design space exploration is a strong plus.\nSkills\nASIC, CAD, Python, RTL, Synthesis, Tcl","description_format":"text","description_chars":4277,"description_truncated":false,"requirements":{"experience_years_min":15,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","RF & Wireless Hardware","Semiconductor IP & Chip Design Services"],"lifecycle":[{"event":"open","at":"2026-11-12T21:35:00Z"}],"visa":[],"liveness":{"score":86,"band":"hot","label":"Hiring now","p_open":1,"p_active":0.86,"p_room":1,"age_days":0,"expected_fill_days":27,"reasons":["seen:0","win:early"],"computed_at":"2026-11-13T02:31:19Z"},"pay":null,"html_url":"https://alion.io/job/qualcomm-rtl-synthesis-methodology-principal-engineer","json_url":"https://alion.io/job/qualcomm-rtl-synthesis-methodology-principal-engineer.json","meta":{"generated_at":"2026-11-13T02:31:19Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":5356,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-11-14T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.1,"usd":0.01,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":4454000},"rest":"https://alion.io/mcp/rest/get_company?id=4454000"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fqualcomm-rtl-synthesis-methodology-principal-engineer"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"free","price":{"credits":0,"usd":0},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fqualcomm-rtl-synthesis-methodology-principal-engineer"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.1,"usd":0.01},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fqualcomm-rtl-synthesis-methodology-principal-engineer"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/qualcomm-rtl-synthesis-methodology-principal-engineer\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fqualcomm-rtl-synthesis-methodology-principal-engineer"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":4199710}},{"tool":"search_jobs","arguments":{"company":"qualcomm.co.in","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":4199710},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}