{"id":3159890,"url":"https://alion.io/job/quest-defense-fpga-design-engineer","title":"FPGA Design Engineer","company":{"id":618,"name":"Quest Defense","domain":"quest-defense.com","url":"https://alion.io/company/quest-defense","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Greenhouse","truth_index":{"grade":"A","score":91,"open_postings":14,"ghost_share":0,"stale_share":0.357,"repost_share":0,"time_to_fill_p50_days":55,"computed_at":"2026-10-23T05:54:15Z"}},"role":"Hardware","role_family":"Hardware","seniority":"middle","employment_type":null,"work_mode":"remote","remote_scope":"stated_countries","remote_scope_basis":"posting_text","remote_working_hours":null,"hiring_geo_confidence":"inferred","locations":[],"countries":[],"hiring_countries":["US"],"hiring_countries_total":1,"salary":{"min":100000,"max":125000,"currency":"USD","period":"year","gross":null,"usd_annual":125000},"salary_estimate":null,"experience_years_min":3,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"DO-254","optional":false},{"name":"MATLAB","optional":false},{"name":"Simulink","optional":false},{"name":"Verification & Validation","optional":false},{"name":"Verilog","optional":false},{"name":"VHDL","optional":false}],"status":"live","first_seen_at":"2026-10-15T15:28:30Z","employer_posted_date":"2026-10-23","last_verified_at":"2026-10-23T21:05:50Z","board_verified":true,"closed_at":null,"days_open":8,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":8},"description":"Embark on a journey with QDSS at the forefront of technological innovation as we seek talented Engineers to shape the future of cutting-edge projects and contribute to a culture of excellence and creativity. What we do matters. \nQuest Defense Systems & Solutions is seeking FPGA Design Engineers to support the T3CAS platform modernization which requires firmware development support, compliant with the requirements of DO-254. This is an opportunity to work at the intersection of advanced FPGA design and safety-critical aerospace development.\nLocation: Remote\nCandidates can be US Citizens/US Persons.\nWhat you will be doing:\nDevelop RF FPGA design and artifacts. The existing, certified design is being consolidated from multiple FPGA devices to a single device. The internal logic of pulse decoding, transmission sequencing, etc. is expected to remain the same, but there are expected changes to interface with the new RF hardware architecture being developed in parallel by the ACSS team. Some aspects of HRD development may be included.\nDevelop a new MATLAB model that allows for determining overall system performance, and confirm that it meets system performance requirements. The model will cover the RF input chain, the relevant data flow in the FPGA (in Simulink or other fixed point models) and be a tool ACSS can maintain.\nSupport development of IOC and PC PLD design and documentation.\nDevelop HTPR documentation for IOC, PC PLD, and/or RF FPGA. Documentation will be based on HRDs developed by ACSS, and may also reference previously developed HTPRs.\nSupport preparation and execution of V&V phase, with tasks such as Static Timing Analysis, Multi-Cock Domain Analysis, Fault Injection Analysis, etc. and work with ACSS engineering to resolve issues found.\nProvide support for certification, such as DO-254 subject matter knowledge, code coverage, and Inspections.\nRequired Experience\nBachelor’s degree in Electrical Engineering, Computer Engineering, or a related field\n3-6 years of experience in FPGA design and development, including digital logic design, FPGA implementation, and hardware interface integration.\nExperience with FPGA verification and validation, including timing analysis, simulation, debugging, and technical documentation.\nExperience with MATLAB/Simulinkfor system modeling, simulation, or performance analysis.\nExperience in DO-254 or other safety-critical development standards \nExperience developing or modifying FPGA logic using VHDL or Verilog.\nExperience supporting hardware certification, requirements traceability, design reviews, and verification documentation.\nThe QDSS Advantage: \nAt QDSS our advantage is purpose-driven work, collaborative teams, and complex challenges that push boundaries and build lasting impact. You’ll grow your career while contributing to mission-critical programs that demand excellence and shape the future. \nWhat You’ll Find Here \nWork That Matters - Next-generation, safety- and mission-critical projects where your contributions have real-world impact. \nGrowth That’s Supported - Competitive compensation, employer-matched 401(k), certification assistance, and clear opportunities for advancement. \nA Culture That Works - A flexible, collaborative, and people-first environment where teamwork, innovation, and balance are valued. \nBenefits Include \nCompetitive pay, comprehensive medical/dental/life and disability coverage, 401(k) with employer match, professional development support, and a flexible, friendly workplace. \nFull compensation package is based on candidate experience and certifications\nPay Ranges\n$100,000—$125,000 USD\nAt Quest Defense Systems and Solutions, we don’t just build technology - we engineer the future. From next-generation aerospace solutions to cutting-edge defense systems, we tackle the toughest, mission-critical challenges that keep people safe and push the boundaries of innovation. This is where problem-solvers, innovators, and visionary thinkers come together to shape the future. With over 25 years of aerospace and defense engineering expertise, our commitment to delivering high-quality, transformative solutions sets us apart - not just as an industry leader, but as a driving force for impactful change. Together, we’re not just leading the industry - we’re revolutionizing it.\nQuest Defense provides equal employment opportunities to all employees and applicants for employment and prohibits discrimination and harassment of any type without regard to race, color, religion, age, sex, national origin, disability status, genetics, protected veteran status, sexual orientation, gender identity or expression, or any other characteristic protected by federal, state or local laws.\nThis policy applies to all terms and conditions of employment, including recruiting, hiring, placement, promotion, termination, layoff, recall, transfer, leaves of absence, compensation and training.The physical demands described here are representative of those that must be met by an employee to successfully perform the essential functions of this job. Reasonable accommodations may be made to enable individuals with disabilities to perform the essential functions.","description_format":"text","description_chars":5172,"description_truncated":false,"requirements":{"experience_years_min":3,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":true,"languages":[]},"benefits":["Professional development"],"hiring_locations":[{"name":"United States","iso":"US","kind":"country"}],"hiring_excludes":[],"relocation_offered":false,"industries":["Military","Embedded & Electronics Design","Avionics & Flight Control","Engineering Services"],"lifecycle":[{"event":"open","at":"2026-10-23T15:47:26Z"}],"visa":[],"liveness":{"score":86,"band":"hot","label":"Hiring now","p_open":1,"p_active":0.86,"p_room":1,"age_days":8,"expected_fill_days":55,"reasons":["conf:1","win:early"],"computed_at":"2026-10-23T22:09:34Z"},"pay":{"stated_usd_annual":125000,"is_top_pay":false},"html_url":"https://alion.io/job/quest-defense-fpga-design-engineer","json_url":"https://alion.io/job/quest-defense-fpga-design-engineer.json","meta":{"generated_at":"2026-10-23T22:09:34Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":4747,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-24T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":618},"rest":"https://alion.io/mcp/rest/get_company?id=618"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fquest-defense-fpga-design-engineer"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fquest-defense-fpga-design-engineer"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fquest-defense-fpga-design-engineer"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/quest-defense-fpga-design-engineer\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fquest-defense-fpga-design-engineer"}]}