{"id":2998922,"url":"https://alion.io/job/raddef-private-limited-fpga-design-engineer","title":"FPGA Design Engineer","company":{"id":4457276,"name":"Raddef Private Limited","domain":"raddef.co.in","url":"https://alion.io/company/raddef-private-limited","size_band":"11-50","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":null,"truth_index":null},"role":"Hardware","role_family":"Hardware","seniority":"middle","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Bengaluru, India"],"countries":["IN"],"hiring_countries":[],"hiring_countries_total":0,"salary":{"min":500000,"max":3050000,"currency":"INR","period":"year","gross":true,"usd_annual":5283},"salary_estimate":null,"experience_years_min":4,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Verilog","optional":false},{"name":"VHDL","optional":false},{"name":"Xilinx Vivado","optional":false}],"status":"live","first_seen_at":"2026-10-21T10:57:18Z","employer_posted_date":null,"last_verified_at":"2026-10-21T10:57:18Z","board_verified":false,"closed_at":null,"days_open":4,"trust":{"level":"not_scored","repost_count":null,"flags":[],"days_open":4},"description":"Design and develop FPGA-based solutions using Verilog and VHDL.\nDevelop and implement FPGA design constraints using SDC/XDC for synthesis, implementation, and timing closure.\nImplement and optimize DSP algorithms and processing blocks, including FFT, Pulse Compression, Waveform Generation, and related signal processing functions.\nDevelop high-speed data acquisition and real-time signal processing pipelines.\nWork with Xilinx Vivado for synthesis, implementation, timing closure, and debugging.\nDesign and integrate AXI-based architectures and interconnects, including AXI4, AXI-Stream, and AXI-Lite.\nInterface FPGA with external memories including DDR3, DDR4, and DDR5.\nImplement and validate communication and high-speed interface protocols, including Ethernet MAC (1GbE/10GbE) and other peripheral interfaces..\nHandle Clock Domain Crossing (CDC) and timing-related challenges to ensure robust FPGA operation.\nConfigure and manage PLL/Clocking resources.\nPerform functional simulation, timing analysis.\nCollaborate with hardware, embedded, and signal processing teams for system integration hardware bring-up, and debugging.\nUse hardware debugging tools such as ILA, VIO for FPGA validation and troubleshooting.\nPrepare design documentation, test reports, and support production/debug","description_format":"text","description_chars":1288,"description_truncated":false,"requirements":{"experience_years_min":4,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":[],"lifecycle":[{"event":"open","at":"2026-10-21T11:36:00Z"}],"visa":[],"liveness":{"score":86,"band":"hot","label":"Hiring now","p_open":1,"p_active":0.86,"p_room":1,"age_days":4,"expected_fill_days":29,"reasons":["seen:4","win:early"],"computed_at":"2026-10-26T05:57:25Z"},"pay":{"stated_usd_annual":5283,"is_top_pay":false},"html_url":"https://alion.io/job/raddef-private-limited-fpga-design-engineer","json_url":"https://alion.io/job/raddef-private-limited-fpga-design-engineer.json","meta":{"generated_at":"2026-10-26T09:17:35Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":12462,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-27T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":4457276},"rest":"https://alion.io/mcp/rest/get_company?id=4457276"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fraddef-private-limited-fpga-design-engineer"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fraddef-private-limited-fpga-design-engineer"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fraddef-private-limited-fpga-design-engineer"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/raddef-private-limited-fpga-design-engineer\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fraddef-private-limited-fpga-design-engineer"}]}